Note: Descriptions are shown in the official language in which they were submitted.
~L~.3~,2~3 ~ ~
The present invention relates to a calculator readout
means for providing a visual display o functional loci, co-
ordinate axes, characters, symbols or the like.
A visual display of loci of specific functions is very ~-
useful during the process of various functional calculations.
To display these functional loci, it was previously
necessary to provide a data processor and an exclusive use -
cathode ray tube, and therefore the whole system, including the
readout means, was bulky~ massive, expensive and hard to handle~
During the process of functional calculations or the
like it is very convenient for ~he operator to learn in a digita]
fashion ~he coordinate positions of specific points on the loci
being displayed, for example, the coordinate positions o an
intersection of two loci.
. ~
It is therefore an object~of the present invention
to~provide a readout means ~or an electronic calculator which
are capable of providing the information necessary for display- -
ing functional loci, characters or the like on a TV receiver
screen and for displaying specified positions on the TV screen.
According to one aspect of the invention, there is
i.!~. . `
provided a display system for displaying the characteristic shape
;,~
of an analog output function Flx) having a pluralitv of data
points produced by an electronic calculator onto the television ~-
screen of a television receiver, comprising means included with-
in the electronic calculator or providing data indicative of
: :
the function F(xj;~and signal converter interface means con-
nected between the means~for providing and the television '~A
receiver, the signal converter interface means including means ~`
for converting the data indicative of the function F(x) into
a composite video si~nal which may be received by the television
receiver.
-1- ~ ," ~
- -.- . , . : ... .... ... . .
~13~Z6~ ~
The present invention will be more readily appreciated
by reference to the following detailed description of preferred
embodiments thereof when considered in conjunction with the ac
companying drawings, wherein:-
Figure 1 is a schematic diagram of an electroniccalculator embodying the present invention in one preferred
form;
Figure 2 is a hlock diagram of the embodiment shown
~ ,
in Figure l;
Figure 3 is a layout of a keyboard in the embodiment
. ~ .
of Figure l;
Figure 4 is a diagram showing an example of the
display of a functional locus derived from a calculator em-
bodying the present invention on an image screen of a TV
. ~
receiver; : P-
FLgure 5 is a diagram for explanation of a display .
method used in the embodiment of Figure l;
Figure 6 is a d-iagram for explanation of a display
method for displaying characters, symbols or the like in the :`
embodiment of Figure l;
Figure 7 is a d~agram showing a layout of characters,
symbols or the like displayed on the TV image screen; ;~
Figure 8 is a more detailed block diagram of the em-
.::
bodiment of the present invention; :;~
Figure 9 is a block diagram of a signal converter in-
terface which converts output signals of the calculator of
Figure 8 into television composite video signals; ~:~
Figure 10 is a block diagram of an example of a store
circuit in the signal converter interface of Figure 9;
Figure 11 is a flow chart of the procedure where video
.-`rh ~.
iZ63
information indicative of functional loci is derived from the
calcula~or of Figure 8;
Figure 12 is a flow char~ of the procedure where video
information indicative of coordinates axes is derived from the
calculator of Figure 8;
Figure 13 is a diagram for explanation of a display ;
method for coordinates axes to be displayed on the image screen;
Figure 14 is a plan view of an operational panel of ; :
the si~gnal converter interface;
Figure 15 is a block diagram of a control unit for the
store circuit of the signal converter; :
E~igure 16 is a waveform diagram showing th~ procedure
on the same time scale where video 1nformation is written within
the store circuit of the signal converter;
; Figure 17 is a waveform diagram showing the procedure ~;~
on the same time scale where video information indicative of
characters, symbols or the like is written within the store :~
circuit; ~
Figure~18 is a waveform diagram showing pulse trains ; ;
used while reading out video information contained within the
store circuit; .
Figure 19 is a block diagram of an example of a bright- ;
ness signal and color difference signal generator within the ~ ;
signal converter interface;
Figure 20 is a block diagram of another example of ;~
: a brightness signa] generator within the signal converter for
use in a black and white television receiver; ~-
Figure 21 is a block diagram of a pO5itiO3:1 detector;
Figure 22 is a waveform chart associated with the ;
circuit of Figure 20;
-- 3
, .
~13~iZ16~
Figure 23 is a flow chart show.ing calculations of~.
coordinates positions; and
Figure 24 is a diagram of an example of a portion of ~' :
a RAM. ~.;;
Referring now to FIG. 1, there is illustrated a per~
spective view of an electronic calculator 1, a signal converter
interface 2 and a conventional or home use television receiver 3.
The calculator 1 performs well known four-rule calcu~
lations by operation of a keyboard 4. The calculator 1 further
10 operates to obtain video information indicative of functional ..
: loci, characters or the like and sends the same to the signal
converter interface 2 via a line 5. Position information of a
specific point in a locus being dlsplayed on the TV receiver 3 :
is supplied via another line 6 fxom the signal converter inter~
~face 2 and is displayed dlgltally~through a vlewing window 7.
: : ~ The signal converter interface 2 converts video in- `.
: formation obtained from~the calculator 1 into a composite video ..
carrier of the normal or standard type which is suitable ~or
supply to an antenna terminal of the TV receiver 3. Actually,
20 the video carrier is sent to the antenna terminal of the TV :~
receiver 3 for produoing positlon lnformation indicative of
coordinates of a~specific point on the TV screen designated by
a pen light 9 connected to a jack hole 9a (FIG. 14).
On an operational panel of the calculator 1, as shown
in FIG~ 3, there are:provided at la a plurality of keys PM, ~. ;
PX, PY, PY, ST. BACK, RP,~ SP, LF, etc. The functions of those ~:
keys will be desc~ribed later. It is obvious from FIG. 3 that
there are further provlded various well known keys of the calcu
lator, that is, function select keys lb, digit keys lc and
program keys ld.
. ..
~L13~ 3
:. .
A func-tional locus C and coordinates X, Y are visually
displayed on the image screen 10 of the TV receiver 3 by the
video information such as a functional locus sent from the
calculator 1. The functional locus and the coordinates axes are
made up of a succession of picture elements P and displayed at ~:
a proper brightness. A single picture element P corresponds to
a picture element of a matrix of (2M + 1) x (2N ~ 1) tM and N
are arbitrary multiplesj The coordinate axis in the column
~horizontal) direction of the respective one of the picture
10 elements is represented by, for example, the number of the ~
picture elements counted from the extreme left of the image ;`
screen, whereas the counterpart in the row (vertical) direction
is represented by the number of the picture elements counted
from the top of the image screen. The video information sent -
from the calculator 1 consists of a signal I (FIG. 2) indicative
of a coordinate ;position in the column direction, a signal J
~indicative of a coordinates position in the row direction J, a
signal R indicative of the time relationship between these two
:. :
signals I, J, and a signal D of which logic levels "1" and "0"
20 are indicative of whether the picture element on the coordinates ~-
specified by these two signals I, J is to be lit~ In the given
embodiment, the signals I, J are 5-bit binary coded decimal code
signals indicative of the row and column positions.
, ~ , .
In displaying characters, symbols or the like on the
image screen lO~ the image screen is split into a predetermined
number of unit areas El eaoh consisting 3 x 5 (3 column by 5 row)
picture elements and further including a space area S consisting ~ -
of 3 column x 3 row picture elements. In other words, the image
screen 10 comprises n x m unit areas E2 each consisting of a 6 ~-
column by 8 row matrix of the picture elements (see FIGo 7)~
, ,'" -.
. ~
~:13~i2~i3 ~
` :
As already described, the position of ~he unit areas
El within the image screen 10 is determined by the video in~
formation signals I, J, R, D. Of the operational mode key group
Ia, upon depression of the keys BACK, LF and SP, the calculator
provides an output calling for movement of the position of the
unit areas E~. In the given embodiment, the position of the
respective uni-t areas El specified by the keys BAC~, LF and SP .-
with respect to the whole dimension of the image screen is
referred to as a "cursor" and the video information such as
10 characters, digits, symbols, four-rule calculation symbols ~ .
called for by depression of the key groups lb, lc is referred to
as "key informatlon". ~ `.
The calculator 1 will now be described in greater .-
detail with reference to FIG. 8. In FIG. 8, a key unit KU can
be divided into two kinds of key groups: a locked type KUM : -
comprising the above-mentioned operational mode key group la and
. : .
the self-restoring type KUI comprising the function select key
' ,:~
group lb, the digit and symbol key group lc and the program key
group ld. ;
The operational mode key group la associated with
display of a locus, etc~ will be first described by reference to
FIG. 3. :
A locus display key PM is provided to call for a dis-
play of functional loci, coordinates axes, characters, symbols,
etc. on the image screen.
PX and PY keys are provided to specify unit dimensions
~x and ~y relative to ~he coordinate axes Z and Y on the image
screen 4. If the PX key, the digit "3" key, the PY key and the ~: -
digit "3" key are sequentially depressed/ for example, then the
unit dimension ~x will be specified as 3 and the unit dimension
'':
:
~3~;~163
~y as 3.
The BACK key instructs the cursor, indicative of the
position of the unit area El, to shift one column to the left,
the SP key instructs the cursor to shift one column to the right, ~ ;~
the LF key instructs the cursor to change the row, and the RO ;~
key calls for erasure of an image on the unit area El or ;;~
specifies the space area. The ST ke-y is a start key.
Reverting again to FIG. 8, key decoders KC, KCl and
KCM are provided for the key units KV, KUl and KUM, respectively.
A program memory RU comprises, for example, a read only
memory (ROM)~ A memory unit MU comprises, for example, a random
access memory ~RAM) and includes a plurali~y of memory sections
I, J, x, y, ~x, ~y, A, M1, M2/ PC and register sections W, Z (not
shown). An operat1on circuit FA executes additions or sub-
tractions. There are also provided a comparator logic circuit
JC, an accumulator ACC and an input control ACG for the accu-
mulator ACC.
An address decision circuit is denoted by MAS, an
address register is denoted by M~R, an address decoder is denoted
by MDC and an input/output control MS includes an input control
MSI and an output control MSO. Those components MAS, MAR, MDC
serve for operating the memory unit MU.
,. ",.. ~ , .
An address decision circuit is denoted by R~S, an
address register is denotea by RAR, an address decoder is
denoted by RDC, and an instruction select circuit is denoted by `
RUG. Th~se components RAS, RAR, RDC and RUG serve for operating -
the program memory RU. IM~is an interpreter for decoding in~
s~ructions from the program memory RUo
A first output bu~fer register FU is under the control
of an input control FUC and connected to first output terminals
;` `
~ 3~2~3
11, where the above described signals R, D, are available.
A second output buffer register WU is controlled by ~ ;~
an input control WlC, a shift control SHW and an output terminal
12 which receive the video information signals I, J.
The signals R, D and I, J are provided to the first . .
and second output terminals 11 and 12 in the following manner ~.
in order to display a functional locus on the screen 10 of the ~
TV receiver 3, reference to FIG~ 11, which shows an operational ~ -
flow chart, and FIG. 8, which shows the calculator 1.
Attention is firstly invited to FIG. 11, which il-
lustrates what happens when the key unit KU of the calculator 1
is manipulated to obtain the video information signals I, J, ~:`
R, D relating to a functLonal locus during the step
The PX key is operated and then one or more digit
,`~-
keys, corresponding to the unit dimension ~x, are depressed.
~: Subsequently, the~PY key-is depressed and one or more digit ;~
: keys, correspondin~ to the unit dimension ~y, are depressed. :~
Following depression of the PM key, a proper function key of ~;
the function select key group lb is selected to execute pro-
20 gramming of a function f(x) to be displayed. When the desired `::
function f(x) is eX.sln x, for example, the key groups of ~ ;
FIG. 2 will be depressed in the following order~
These key depressions complete programming of the
function eX~sln x in the calculator 1. ;~
Referring again to FIG. 8, depression of the PX key
is stored in a 1 bit memory element of the memory unit MU.
When one or more digit keys are then depressed, this depression
30 is sensed by the comparison logic circui~ JC. Numerical data ` -
~ - 8 - ~:
~3~ii3 ~ : ~
is sensed as the unit dimension ~x and loaded into the memory
section Qx of the memory unit MU. In other words, the pro~
cedure is advanced in the following order; KUl-~KC~ACG~ACC~MSI-~MU. -
Upon subsequent depression of the PY key, the memory storing the
depressed state of the PX key is impelled into the set state so
as to learn depression of the PX key. Subsequent to this, one ~;
or more digit keys are operated and monitored by the comparison
logic circuit JC to decipher numerical data as the unit di- ;~
mension ~y so that the numerical data indicative of the unit ~ -
dimension Qy is loaded into the memory section ~y of the memory
unit MU. The PM key is operated and desired keys of the key
groups lb, lc, ld are depressed to specify the function f(x~.
Then, the corresponding instruction code signals are loaded in
sequence into the memory section A of the memory unit MU. The
: instruction speclfyin~ the function~by the PM key will be ~
cleared by the rnemory el:ement (a flip-flop etc,) storing the ~ ::
:depression state of the PM key. That memory element is reset :
by depression of the ST key during the next step ~ , ;
When it is desired to display the same functional
locus with only variations in the unit dimensions Qx, ~y, prior
to depression of the ST key the key depression should he carried
out in the same manner as described above to load -the unit
dimensions Qx, ~y.
To unlo~d the instruction speclfying the ~unction f(x) `- ;
of the functional locus:to be~displayed, the corresponding memory
element of the memory unit MU may be reset by depression of any
key of the key unit KU following depression of the PM key. In
this way, after completing ~he programming during the step ~ ,
the ST key is depressed during the step ~ with advance toward ~ :
the step ~ .
_ g _ :
The step ~ is executed so that a value of the memory ~,~
section I is reduced to 0 and a variable x in the function f(x) ~ ;
is established. This corresponds to I=0 and x= -N.~x. Thus,
the memory section I of the memory unit stores 0 and the other
memory section x stores -N.~x. The value N corresponds to the
number of an intermediate column of the image screen 10 counted
in the column direction. -
During the step ~ the value in the memory section I
is compared with the value 2N. If the value in the memory
section I is 0, then an answer will be YES, so that the next
step ~ may be performed.
Calculations are executed on the functions f(x) in the
step ~ . The contents of the memory section x in the memory
unit MU are transferred into the first memory section Ml ;~
pursuant to the instruction derived from the program memory RU.
As viewed from FIG. 8, the operation is executed in the sequence
Mu~MSo~FA~ACG~ACC~MS~MU. Calculations are then executed on the
variable x of the funct:ion f(x) contained within the memory
sec~ion A of the memory unit MU. Referring to FIG. 8, the code
signals corresponding to the key ~ are loaded into the
accumulator ACC and the ROM within the program memory RU is
addressed so that an instruction is recalled from that addressed
ROM to transfer the contents of the memory section Ml into the
register section W of the memory unit MU. Therefore, x, which
is contained within the memory section Ml, that is, -N.~x, is -~
unloaded into the register W.Calculations of ex are carried out
by incrementing PC in this manner. The results of these cal-
culations are temporarily stored in the memory area M2 specified
:~
by the ~ key. Subsequently, calculations of sin x are
execute in the same way as in the calculations of ex with the
- 10 -
~3~Z6~3 :
:'.
calculation results being loaded into the register section W.
Depression of the multiply key X instructs the results of ex to
be multiplied by the results of sin x, and the product of this
multiplication is loaded into the register W. The contents of
the register W are then introduced as the functional value y
into the memory area y. After the functional value y is evalua~
ted in this manner, the memory area J in the memory unit MU
stores 0. The next succeeding step ~ is carried out in order .
to determine the picture elements or the row positions corres-
10 ponding to the functional value y among the first column picture `
element succession (2M + 1).
During the step ~ the functional value y within the
memory area y of the memory unit MU is compared with the value
M~y. ~ .
This is a processing that determines whether the row
positions co.rresponding to the functional value y evaluated
during the step ~ extend beyond the upper edge or lower edge
of the image screen 4. Pursuant to an instruction from the ROM
in the program memory RU, the value M is loaded into the register .
area W in the memory unit MU. As stated above, the value M is
one half the number of the picture elements 2M + 1 in the row
direction on the image screen 4. Referring to FIG. 8, the ~ ~.
operational events are execu~ed in the sequence MU~MSO~ACG~ACC '
MSI~MU. The product of the contents of the register area W in .
the memory unit MU and the contents of the register area Z is `
entered into the register area W. The contents of the memory
area y in the memory unit MU are transferred into the register
area Z so that the operation circuit FA is ready for the sub~
traction W Z. If the difference of this subtraction i5 nega- ~:
tive,.then the operation circuit FA will provide a carry signal
, ~ ,
~L~L3~Ei3
; ' :'
~one pulse signal). At this time, the comparison logic circuit
JC senses this carry signal. This implies that the contents of
the register Z are greater than the contents of the register W
and ~hus the functional value y is greater than the value M~y.
In the event that y is greater than Mo~y and there are no row
positions in the image screen 4, the logic decision circuit JC
will provide the answer YES in step ~ . If the YES answer is ;
thus provided, step ~ is executed.
Comparison is made between the value in the memory
area J and the value 2M + 1 during the step ~ . In other
words, a decision is made as to whether the row position in the
image screen 4 corresponding to the functional value y is
located above the lowest row (i.e. the 2M row). When the value
in the memory area J is greater than 2M + 1, the step ~ is
activated in the same way as in the case of a N0 answer during
the step ~ . When the answer is YES during the step ~ , the
next step 0 is reached.
Comparison is made between y and M.~y during the -~
step ~ as during the step ~ . If the resulting answer is
N0 and thus y is greater than M.Ay~ the step ~ or ~ will be
repeated.
The step ~ is carrled through in order to accumulate
the unit dimension ~y, that is, y ~ ~y and to perform counting ;~
of the accumulations, that is, J ~ 1. The contents of the `~
memory area y in the memory unit MU are shifted to the register
W and the contents of the memory area ~y to the register Z,
such that the operation circuit FA performs addition of the
contents in the registers W and Z, the results thereof being
loaded into the memory area y. Upon arrival of an instruction
from the program memory RU, the accumulator ACC has 1 added and
- 12 - ;
'
iZ~3 ~`
' ; -'
the contents of the memory are J in the memory unit MU are ap-
plied to the operation circuit FA which in turn performs ad-
dition of 1 to the value contained within the memory area J.
The results of the addition are stored again in the memory area
J in the memory unit MU. ;
These steps ~ , ~ and ~ are repeated until the
comparison during the step ~ provides a NO answer. These steps `
are completed to de~ermine the position of the functional value
y indicated by the number of rows on the image screen 10. When `
a NO answer is obtained during the step ~ , the next step
is executed.
The step ~ considers as the row position of the
unctional value y the value of the memory area J which is "one"
subtracted. The value of the memory area I (now "0") during the
step O and the value of the memory area J determined during
; the step ~ are provided as the video information signals I,
J from the output terminals 12 in the form of a five-bit BCD
code, these values being indicative of the column position of
the variable x and the row position of the function f(x).
Pursuant to an instruction from the program memory RU, data is
introduced into the accumulator ACC and then data in the accumu-
lator ACC is sent to the first output buffer register FU. The
signals D, R are supplied from the first output terminals 5. In -
other words, the setting D and resetting R are accomplished.
In the case where a NO answer is concluded during the
step ~ or ~ , the step ~ is carried out when the setting
or resetting processes D or R are performed.
During the step ~ , "1" is added to the memory
area I to thereby add the unit dimension ~x to the value in the
memory area x. As previously set forth, "1" is added to the
~.
- 13 -
, :
~31~Z~
.,
.
contents of the memory area I in the memory unit .MU and the
contents of the memory area x are added to the con-tents of the
memory area l~x with the aid of the operation circuit FA. These
results are loaded respectively into the memory areas I and x.
By repeating the steps ~ through ~ the column and
row positions relating to the function f(x) (eXsin x in the
above illustxated embodiment) are sequentially determined,
heginning with the first column (the extreme left) and ending
with the 2Nth column (the extreme right). ~
The process of forwarding o~ the video information re- .:
lati.ng to the functional 10GUS is completed when a NO answer is `
concluded during the step ~ , that is, when the video informa-
tion signals I, J, D, R relating to the functionaI locus with
respect to the extreme rlght (ZN~ column of the lmage screen 10
are completely sent to the respectlve output for terminals 12, 11.
The operation by which the video information relating
to the x and y coordinates axes is provIded for the output ter-
minals 12, 11 of the calculator side 1 will now be described in ~ .
detail with reference to FIG. 12, which shows a flow chart and
FIG. 8, whlch shows the construction of the calculator 8. FIG.
13 depicts an image displayed on the image screen of the TV
receiver 3 according to that video information. FIG. 12 is a
flow chart of the calculator of the coordinate axes.
During the step ~ of FIG. 12, the value of the
memory section I is "0". In other words, as seen from FIG. 8,
the PM key is depressed and then sensed by the key decoder KCM
so that the program memory RU is properly addressed to deliver
an instruction to place "0" into the memory area I in the memory
unit. MU. The sequence of this procedure is RUG~MSI~MU.
~lring the next step ~ , i.nformation I is compared
;-. ~ 14 - :
` ``\ :
~L~3~2~3
:
:: `
with 2N which corresponds to the column number of the extrerne
right of the image screen lO in the horizontal direction. This
procedure is accomplished by the comparison logic circuit JC of `
FIG. 8. Since the memory area I stores "0", a YES answer is
provided which makes the step ~ operative.
The memory area J is loaded with M during the step
~ . The step ~ is carried through in the same manner as
the stPp ~ . For example, a given value is loaded into the
memory areas I, J and then transferred into the second output
buffer register WU. In this instance, the contents of the
memory area I are compared bit by bit within the comparator ~ `
logic circuit JCo If the result is "0", the second output
buffer register WU is loaded with "0" from the input control
WIC. If the result is "l", the input control WIC places "1"
into the second output buffer register WU. An instruction from
the program memory RU instructs the input control WIC to send
data to the second output buffer register ~U. Whether data is ~-
"1" or "0" is determined by utilizing one bit contained within
that instruction. In other words, the sequence of this pro- ~;
20 cedure is RUG~WIC~WU. The shi~t control SHW permits the con- -
.~
. ..
tents of the second output buffer register WU to be shifted each
time data ("l" or "0") is applied to the second output buffer
register WU. The consequence of this is that the same data as
in the memory area I is serially loaded into the second output `~
buffer register WU. Similarly, the same data as in the memory
area J is entered into the second output buffer registerWUO After
the second output buffer register WU i5 loaded wlth data within
the memory areas I, J, the output control WO is enabled such -~
that data in the memory areas I, J, that is, the video informa-
tion I as data indicative of the y axis of the image screen, are
"'~ ~''
15 - ~
2~
provided for the output terminals 12 in the form of five-bit ;
BCD code. Upon arrival of an instruction from the program
memory RU, data is loaded into the accumulator ACC and then -
transferred into the first output buffer register FU to develop
the signals D, R at the output terminals 11. In other words,
the setting D and resetting R are carried out. Thereafter, "1"
is added to the contents of the memory area I. The accumulator ~;
ACC is loa~ed with "1" and the memory area I is allotted within
the memory unit MV so that the operation circuit FA adds the
contents of the accumulator ACC, viz. l'l", to the contents of
the memory area I. The operation result is returned to the
accumulator ACC and then sent to the memory area in the memory
unit MU to complete a calculation of 1 + L.
In summary, the above steps ~ and ~ are executed
in such a way that the video information`signals I, J, D, R
indicative of the;~first column and Mth row position (denoted by ~ ;~
~ ) on the image screen 4 of FIG~ 13, in other words, the
position (0, M), are provided for the output terminals 12, 11.
By repetition of the steps ~ and ~ , the video information ` ~`
signals I, J, D, R indicative of the positions (0, M), (I, M),
(2, M) ... (2N, M) are sequentially provided. These video
information signals I, J, D, R relate to the locus on the x axis
as shown in FIG. 13. When the contents of the memory area I
reaches 2N + 1 during ~he step ~ , an answer is NO during the
step ~ . The next step ~ is executed. ;~
During the step ~ the memory area I lS loaded with
N and the memory area J is loaded with "0". The next succeed-
ing steps ~ and ~ are executed in the same way as in the
steps ~ and ~ . Execution of the step ~ provides the
video information signals I~ J, D, R indicative of the position
. "~ ~
- 16 ~
'~
~3~Z~
(N, o) for the output terminals 12, 11.
While repeatedly executing the steps ~ and ~ , the
video information signals I, J, D~ R indicative of the xes- ;
pective positions (N, O), (N, I), (N, 2) .... (N, 2M) on the -
screen 10 are developed at the output terminals 12, 11. These
video information signals I, J, D~ R pertaln to the locus on -;
:., .
the y axis as shown in FIG. 13.
If J is equal to 2M + 1 during the step ~ , then the
step O will be executed to load the memory area I with N~. As
seen from FIG. 13, Nl is a pre-selected value corresponding to
the position of the Nl th column on the screen 10 in the column
.. ; ~ .
direction. - -
.-
The step ~ is~executed to load the memory area J ~;
with "M - 1". Subsequently, the setting D and the resetting R
are executed. At this time the video information signals I, J,
D, R indicative of the position (Nl, M - l) are developed at
the output terminals 12, 11. The next step is O .
The memory area J is loaded with M ~ 1 during the
step ~ , followed by the setting D and resetting R. At this
23 time the video information signals I, J, D~ R indicatlve of ; ~
the position (Nl, M ~ 1~ on the image screen 10 are developed ~ ~-
at the output terminals 12, 11. The step ~ is executed to
determine whether the value of the memory area I is Nl. Since
the contents of ~he memory area I are now N1, an answer is YES
to permit the step ~ to be executed.
During the step ~ the memory area I is loaded with ;~
N2 which is a pre-selected value like Nl. Subsequently, the
steps ~ and ~ are performed. In this way, the video in~
formation signals I, J, D~, R indicative of the positions
(N2, M - 1) and (N2, M + 1) on the~screen 10 are developed at ~
~ ,
``- - 17 - ~
~3~2~i3
the output terminals 12, 11. The step ~ is carried out to
determine whether the contents of the memory area I are N2. Then ~`~
the step ~ is executed. .
By the steps ~ to ~ and ~ to ~ , like
the above-described steps ~ to ~ and ~ to ~ , video
information signals I, J, Dl R indicative of the positions
(N - ll Ml~, (N - l, M2~, (N + 1, Ml) and (N + 1, M2) are ~:
developed at the output terminals 12, ll. ~ :
As noted earlier, the calculator l provides the video
information signals I, J, D, R indicative of the x and y axes
and the marker (denoted by the slant line in FIG. 13) on the
image screen 10.
The following description will set forth details of
the signal converter interface 2 with reference to FIG. 9 which .-
: shows a block diagram thereof. ~.
: : : A store circuit 21 stores the video information signals
I, J, R, D necessary for displaying the functional locus, X and Y ::
coordinates axes, Gharacters, symbols, or the like on the image
screen 10, these signals being derived from the calculator 1. :.
The store circuit 21 will be described with respect to FIG. 10.
In FIG. 10, RA~l to RAMk denote k RAMs (random access .
memories) each consisting of (2N + l) x (2M x l) memory elements
corresponding to respective ones of the picture elements on the
image screen 10. These are referred to as "RAM(n)" hereinaf~er.
k select switches SCl to SCk of FIG. 14 are provided for:~
selection of the RAM(n) where the video information signals I,
J, D from the calculator l are to be written. These select
switches SCl - SCk are connected to input terminals Tll, Tl2,
T13 - Tlk of the respective RAMs. The RAM(n) (where m is the
identifying number of a selected number from 1 to k) connected
- 18 -
~3~263
to the select switch SCm in the ON state is supplied with the
video information signals I, J, D. The selected RAM(m) is,
therefore, loaded with the video information signals.
A control switch SE shown in FIG. 14 provides a con-
trol for the operation of the RAM(m) according to whether the
above described video information signals rglate to the
functional locus and the coordinates axes or other charac~ers, ~`
symbols, or the like.
The control SE is, for example, a toggle type switch
~;.
and, when turned to the TK side,~supplies a control unit 31
described below with a data select signal Ds''l'' so that the
RAM(m) is ready to rec ive only the video information signals `~
relating to the characters, symbols or the like in response to ; `~
key depression oE the key unit KU. When the control 5witch SE ~`~
lS inclined toward the TO side, the data select signal Ds of the
~value "0" will be sent to the~control unit 31 so that the RAM(m)
is ready for receivlng only the vldeo information signals rela- -~
~; ting to the functional locus and the ooordinates axes. When the ;;~ `
control switch SE is in the TN position, the data select signal
20 DS of the value "0" is supplied to the control unit 31 so that ;
the RAM(m) cannot receive any video information signals.
Output~ of the~respective RAM(n) are supplied to a ;~
brightness.color difference signal generator 25 (FIG. 9). The
control unit 31 has a plurallty of input terminals (not shown) ~
which are connected to the output terminals 11, 12 and output ~:
terminals o~another~generator (denoted by reference numeral 23 ~ ;~
and described later) and in addition to a data multlplexer 32
connected to the input terminals Tll, T12, Tlk of the respective
RAMs. The control unit receives as inputs the video informatlon
signals I, J, D, R frQm the output ~erminals 11, 12, hori~ontal
- 1 9
~r~ ~
~ ;
~3~Z~3
:: '
synchronizing pulse signals PH, synchronizing select pulse
signals R'H synchronous with these signals PH, vertical syn-
chronizing pulse signals PV, synchronizing pulse signals P'V
synchronous with these signals PV, and horizontal and vertical ~.
division pulse signals PM, PN from the signal generator 23, and
the data select signals DS derived from operation of the control ~:
switc.h SE.
A column address multiplexer 34 i.s connected to the
respective output terminals 12 to specify the column address of ~ '
10 the RAM(m) pursuant to the output si.gnal I from the output ter- ;
minals 12 and an address select signal P"H from the control
unit 31. ~
A row address multiplexer 35 is connected to the res- ~:
pective ones of the output terminals 12 to specify the row
address of the RAM(m) pursuant to the in~ormation signal J from
the output terminals 12 and the address select signal P"H.
A (2N ~ 1) radix counter 36 receives the horizontal -
synchronizing pul~e signals PH and the horizontal division pulse ~ -~
signals PN from the control unit 31 and is pre~set to "0" each
time the signal PH comes and counts the number of the coming
signals PN.
A (2M -~ 1) radix counter 37 is connected to the output ;. .
terminals of the control unit 31 to receive the vertical syn~
chronizing pulse signals PV and -the vertical division pulse
signals PM such that the counter 37 pre-sets the count thereof :.'
to "0" each time the signal PV arrives and counts the number of ~
the signals PM. The counts (2N + 1) and (2M + 1) of the ~-
counters 36, 37 correspond to the numbers of the picture elements ~:
on the image screen 10 in the column and row directlons.
According to the signals supplied from the output ter-
.
- 20 -
:7;
3~,~63
,:
.
minals 11 to the control unit 31, the data multiplexer 32 sends -
the video data signal IDS from the control unit 31 to the column :~
and row address of the RAM(m) specified by the column and row
address multiplexers 34, 35.
A picture element select clrcuit 38, a row select
counter 39, a latch circuit 40 and a shift register 41 cooperate
to develop the video data signals relating to the characters,
symbols or the like in a w~ll known manner.
:~.
The respective ones (not shown) of the output terminals
10 12 are connected to the input terminal (not shown) of the latch ."
circuit 40 such that the five-bit video information signals (the
key information described above) relating to the characters, .
sy~bols or the like are transferred from the output terminals 12
to the five-bit latch circuit 40. The row select counter 39 is ;
cleared by a key signal from the control unit 31 and incremented
by a clock pulse signal Crl, instructing the latch circuit 40 to . ~
deliver the five-bit video information signals to the picture :
elemen~ select circuit 38. ~;
The row select counter 39 converts the five-bit signals
20 from the latch circuit 40 into six-bit signals, which in turn are ~:
sent to the shift reyister 30. The shift register 41 is pre-set :
by a pre set signal PS and sends the six-bit information stored ~ :
therein to the data multiplexer 32 in synchronism with the clock ~; :
pulses Cr1.
The column and row address multiplexers 34, 35 are .~
under the control of the synchronizing select pulse signals PIH, ~ :
:
while the data multiplexer 32 is controlled by turning the ~witch :~
SE to TN, TO or TK. In other words, the data multiplexer 32 pro- ~.
vides the functional locus data when the switch 5E .is in the
position TO or TN and provides the data such as the characters,
- 21 -
113~Z6;~
symbols or the like when the switch SE is in -the TK position
~see EIGS. 16 and 17).
The select switches SCl - SCk are incorporated into
the circuit SEC as denoted by the broken line in FIG. 10, -the
circuit SEC being provided for each of the respective RAM(n). .
As stated above, the RAM(n~ where the video information signals ~ .
I, J, R, D are to be written may be selected through the select ~;
switch SCm in the ON state o~ the select switches SCl - SCk.
The circuit SEC(n) includes an RS flip flop F(nj, an :
OR logic gate OR~n), an AND logic gate AND, a one-shot pulse
generator G(n) and the above described select switch SC(n). The :~
one-shot generator G(n) provides a one-shot pulse signal when
the PK key is depressed and any one of the key units KU is
depressed, such that the one-shot pulse signal resets the RS
flip flop F(n) to clear the RAM(mj.
A typical~example of the control unit 31 is illustra-
~ ted in FIG. 15 whereln a first flip flop Fl is an RS flip flop
: with its set terminal connected to the output terminal 12 and
its output terminal Ql connected to the multiplexer 35. Like
the flip fiop Fl, a second fli.p flop F2 is an RS flip flop with
. ~ . .. .
its se~t~terminal S2 connected to the output terminals 12 andits output terminal Q2 connected to an input o~ a first AND
loyic gate ANDl and an input of a second AND logic gate AND2.
The first AND logic gate ANDl also~receives the horizontal
: synchroniæing pulse~signals PH from the signal generator 32,
whereas the second AND logic gate AND2 also receives ~he syn~
chronizing select pulse signals P'H from the signal generator ~.
32 and the data select signal DS via the control switch SEo
The output terminal of the first AND logic gate AND
is connec-ted to the respective reset terminals Rl, R2 of the
- 22 -
:` :
~3~2~
first and second flip flops Fl, F2 and the column and row ad-
dress multiplexers 34, 35, whereas the output of the second AND . :
logic gate AND2 i5 connected to the input terminals T21, T22, ... ~;
T2k of the respective RAM(n~ of the store circuit 11 via the
OR logic gate OR.
In FIG. 15, a circuit arrangement comprising third ~`
and fourth RS flip flops ~3, F4, a third AND logic gate AND3
and an OR logic gate OR controls the operation of writing the
~ .
video .information signals such as characters or the symbols into
10 the RAM~k). :
A set terminal S3 and a reset terminal R3 of the third
flip flop F3 are connected to receive the key signals and the ~ ~.
clock pulse signals Cexh. A set terminal S4 of the fourth flip ~ -
flop F4 is connected to an output terminal Q3 of the thlrd flip ` -
flop 3 and a reset terminal R4 is connected to the signal ::
: : generator 33 to receive the:synchxonizing pulse signals P'H. A
: ~
:: first input terminal~ of the third AND logic gate AND3 is con- :
nected to an output terminal Q4 of the fourth flip flop F4 and a :~.
second input terminal thereof is connected to the signal
generator 33 to receive the horizontal synchronizing pulse sig~
nals PH with the third input terminal thereof being connected to
. .
receive the data select signal D5. The OR logic gate OR haæ an ~.
input terminal connected to the output terminal of the third AND .. `
logic gate AND3 and another input terminal connected to the out~
put terminal of the flrst AN~ logic gate ANDl. The output ~: ;
.
signal of the OR logic gate OR is supplied as the address select :~
signal P"H to the column and row address multiplexers 34, 35 and
the input terminals Tll, T12, ... Tlk
With such an arrangement, when the signal D of the .:
functional locus information is applied -to any one of the output
`"
- 23 - :
~,','~'.
~L~3~63 1 ;
terminals as "1", the first flip flop Fl is set to send the
signal "1" to the RAM(m~. Thereafter, when the signal R is ap-
plied to any one of the output terminals 6 as "1", the second
flip flop F2 is set while the AND logic gate ANDl is being sup-
plied with the horizontal synchronizing pulse signal PH from the
signal generator 33 of FIG. 9. Therefore, the write/read sig-
nals W/R are developed from the second AND logic gate AND2 via :~
the OR logic gate OR. In this matter, the video data signal IDS~ ;-
or the output Ql of the first flip flop Fl is written into the
RAM(m) via the multiplexer 32. Thereafter, immediately after
the development of the signal R the pulse Phl of the synchroniz-
ing select pulse train P'H is supplied from the signal generator
33 to the first AND logic gate ANDl, permitting the first AND
logic gate ANDl to develop the signal "1". As a result/ the ; ::~
first and second flip flops Fl, F2 are reset. The output of the ~:
first flip flop Fl ~or, the video data signals IDS) and the out-
put of the first AND Iogic gate ANDl (viz. the write and read
signals W/R) stand at a level "0" unless no signals D and R are
developed at the output terminals 11. Consequently, no video
information relating to the functional locus is written into
the RAM(m).
The third flip flop F3 will be set upon receipt of the
key signals at the set terminal S3 thereof. At this time, the
pulse P~2 f the synchronizing select pulse train P'H applied
to the reset terminal R4 of the fourth flip flop F4 permits the
output to be picked up from the ~hird flip flop F3. After com-
pleting the writing operation of the keyed information such as
characters, symbols or the like onto the RAM(m), the clock pulse
signal Cexh is applied to the reset terminal R3 of the third
flip flop F3, thereby resetting the same F3. Then, the pulse
24
~L~L3~63
P~l of the synchronizing select pulse train P'H is applied to
the reset terminal R which in turn in reset. Under these cir-
cumstances, the OR logic gate OR develops "0" as the write/read
signal W/R at its output terminal. That is, the video informa~
tion relating to the characters, symbols or the like is not ~ :
permitted to be written into the RAM(m).
As discussed above, when the information signals I, J,
D, R are supplied from the output terminals 11, 12 the control
unit 31 supplies the signals I, J to the address multiplexers
34, 35 and senses that the signal D assumes the value "1" and
senses the presence of the signal D. ln this manner, the signal
D is written into the column and row address of the ~AM(n) ; ~:
specified by the address multiplexers 34, 35.
In the given embodiment, when the calculator 1 provides
the signals I, J for the output terminals 12S the signal D is
developed at the output terminal ll (the setting of D) and the
signal R is developed (the setting of R).
The time relationship among the video information
signals R, D applied to the control unit 31, the horizontal
20 synchronizing pulse signal PH, the synchronizing select pulse : ;
signals P'H/ the vldeo data signal IDS applied to the RAM(m)
specified by the control unit 31 and the write/read signal W/R
is depicted in FIG. 16.
In FIG~ 16, ~ denotes the D signal, ~ ' denotes
the data select signal Ds, ~ denotes the video data signal
IDS, ~ denotes the R signal, ~ denotes the write/read signal
W/R, ~ denotes the reset signal for resetting ~he first and"
second flip flops Fl, F~, and ~ denotes the synchronizing
select pulse train P'~. .
As best seen fxom FIG. 16, a delay time Td of the
- 25 -
. . ~ ,, ~
~3~2~3 : :~
signal R with respect -to the signal D is selected to be shorter
than the repetition cycle of the horizontal synchronizing pulse
signals PH. The pulse width TW of the synchronizing select ;
pulse signal P'H is longer than the pulse width of the hori-
zontal synchronizing pulse signals PH, i.e. that from the so-
called front p~rch to the back pDrch of the horizontal flyback
period in the conventional TV receiver system. In other words,
within the synchroni7ing select pulse train P'H, the pulse
signals PHl and P~2 are longer than the front porch and the back ;~
porch at ~he leading edge and trailing edge of the horizontal
synchronizing signal PH. In order to display all images on the
image screen 10 corresponding to the video information signals
I, J, D, R from the output terminals 11, 12, the peripheral
portion of the image screen 10 is blanked a little wider than
the normal blanking dimension as established by the composite
video signals of commercial TV broadcasting.
In FIG. 17, there are illustrated the video data
signal IDS relating to the characters, symbols or the like from
the shift register 30 and the write/read signal E/R from the ;
control unit 31 in the same time scale. O deno~es the key
information signal generated by depression of the information
select key lb, ~ ' denotes the key signal generated as the key
information siynal ~ is being generated, O denotes the syn~
chronizing select pulse train PIH~ ~ ' denotes the data select
signal Ds, ~ denotes the pre-set signal PS, ~ denotes the ;~
write read signal R/W, O denotes the reset signal RS for the
flip flops Fl, F2, ~ denotes the clock pulse signal Cr2, and
denotes the clock pulse signal Cexh.
The reset pulse signal RS for the flip flops Fl, F2
as denoted by ~ is the clock pulse signal Cr1 employed to
- 26 -
~3~
execute the shift operation of the shift register 41. The clock ~ ~-
pulse Cr2 is applied to the row select counter 39 and the clock
pulse C h is indicative of the completion of the write operation .
of the video information relating to the characters, symbols or
the like to the RAM(k). :
" ,~
Pursuant to the signals I~ J, R, D derived from the ~:
calculator 1, the control unit 31 reads the video data signal
IDS out from the RAM(m) in the following manner.
The video data signal IDS is read out rom the RAM(m)
by co-operation of the counters 36, 37 counting the number of the : -
horizontal and vertical division pulses PN, PM in synchroniza- : ;
tion with the horizontal and vertical pulse signals PH, PV and
the I and J address multiplexers 34, 35 specifying the address
(I, J) of the RAM(m) according to ~he contents of these counters
36j 37. -:~
. .
: The readout operation is executed when the first and ` :
second flip flops Fl, F2 are reset, in other words, when the
write/read signal W/R is "0". :
The horizontal and vertical division pulse signals PN
and PM are pulse train signals having the intervals TN and TM,
which are divlsions of the respective intervals PH and PV o the
horizontal and vertical synchronizing pulse signals PH and PV by .
the number of the columns and rows of the image screen 10.
: .~
As descri~ed above, the write and read operations of ;~
the video data signal IDS to and from the RAM(m~ are governed
by the addressed select signals P"H sim.ilar to the write/read ~ ,
signal W/R. The write/read signal W/R is developed from the OR
logic gate in the control unit 31 OR in response to the inter~al
select pulse traln P'H and the R signal and located within the
30 horizontal flyback period of the TV receiver 3 and comple~ely ~`
- 27 ~
~ 3~Z~3
synchronous with the horizontal period pulse train PH. There- ~ -
fore, this signal precludes a flicker effect on the image display
on the image screen 10 of the TV receiver 3.
The output signal from the store circuit 21, that is,
the video data signal IDS written into the RAM(m) of the store
circuit 21 and then read out from the RAM(m) is processed in the
following manner.
The signal generator 23 of FIG. 8 is an oscillator of ;
known type which produces the horizontal synchronizing pulse
train PH, the synchronizing select pulse train P'H, the vertical
synchronizing pulse train PV, the vertical synchronizing pulse
train P'V, the horizontal division pulse train PN, the vertical
division pulse train PM, a color carrier CSC, an equalizing
pulse signal EP, a burst signal SB, etc.
An OR logic circuit 24 has its input terminals con~
nected to the signals PH, P'H, PV, P'V from the signal generator
.
~ 23 and its output~terminal~connected to the brightness.color
~.
diPference generator 14 to receive the blanking pulse signal.
The brightness.color difference signal generator 25
has an input terminal 14a connected to the output terminals of
the respective RAM, - RAMk, an input terminal 14b connected to
the signal generator 23 to receive the color carrier CSC, and
::
an input terminal 14C connected to the OR logic circuit 24.
The brightness.color difference signal generator 25 provides
~ ~ .
signals indicative of the brightness and hue of the video data
.
signal IDS according to the signals introduced via the input
terminals 14a, 14b~ 14c.
A signal compositlon circuit 26 receives the output
signals from the bxightness.color difference signal generator 25
g PH, PE, PE, SB from the generator 23 and develops
- 28 -
~3~Z~i3
`,'
composite TV video signals in the form of composition of these `~
signals.
A modulator 27 is adapted to modulate the frequency of
the composite video signals from the signal composition circuit
26 with a channel frequency of the TV receiver 3, for example,
the vacant channel frequency if the commercial TV carrier wave
is not available as an ultra-high frequency signal. An ultra-
high frequency oscillator 28 sends the modulation wave signal
~o the mo~ulator 27. A position detector 29 receives the signal ~'~
from the pen light 9 and detects the position lightened by the
pen light 9. An antenna terminal o the TV receiver 3 is
denoted by 30.
.
The modulator 27 and the ultra-high frequency oscilla-
tor 28 may be housed within a casing (not shown) of the TV
receiver 3 such that the output terminal (not shown) of the
signal composition circuit 26 is connected to an input terminal
(not shown) of the modulator 27 installed inside the housing
through a connection cord (not shown), enabling the signal con-
verter interface 2 to be of light weight. `~
As an alternative, the signal converter interface 2
may he housed within the casing (see FIG. 1) of the calculator 1
so tha~ the select switches SCl to SCk and the control switch SE
in the signal converter interface side 2 are disposed on the
operational face lb of the key unit KU. - `
A detailed example of the brightness.color difference
signal generator 25 is illustrated in FIG. 19. Another example
of a brightness signal generator 14' suited to a black and whlte
television receiver is illustrated in FIG. 20. ~;
A brightness hue select circuit 60 of FIG. 19 has
~k ~ 2) input terminals 37a and ~2 + 2k) output terminals 37b
- 2g -
~3~Z63
wherein k is the same number as the RAM(n) receiving the video
data signal IDS read out from the RAM(m), the blanking pulse ~ ;
signal PB from the OR logic circuit 24 and the signal PS calling
for cursor movement due to depressions of the BACK key, the SP
key and the LF key within the operational mode keys lc, and
output terminals 60b providing a "1" level signal for the output . ~;
terminal Tm(m: the specified number) specified by the signal
applied to the input termlnals 60A. .
A first FET (field effect transistor) group consists ~;
o~ (2 + 2 ? FETs each having a gate GBl, GSl, Gll, ... G12k
connected to the respective output terminal tBr ts, t1 ... t2k
of the output terminals 60b, a drain connected to a respective :~
one of the (2 + 2k) output terminals 61a, and a source con~
nected to a respective tap o a series resistor group 62. The -~
resistor group 62 1S a serles connection~of (3:+ 2k~ resistors
:~ , Rs, R~ R2k, R2k~+ 1 with their taps at one end con-
nècted to the respective sources~of the FETs within the FET ~.
. ::
group 61. A constant voltage d.c. source 63 supplies a given
: voltage across the series resistor group 62. A second FET
20 group 64 comprises (1 ~ 2k~ FETs with the respective gates ~ ;
thereof GS2, G21, .,~ G22~ connected to the output terminals
ts, tl, t2k other th~an the output terminal tB within the output .`;
terminals 60b, -the respective drains thereof connected to the . :
respective ones of the (1 + 2k) output lines 65B and the sources "~
thereof connected to respective ones asc, al, a2 .....a2k of a ::
2k) amplitude phase control circuit group 66. The res~
:~
pectlve control~clrcuits dXI alr .... a2k are adapted to 0
establish the color phase of the color carrier CSC from the
signal generator 23 at a desired level through the respective : -
30 F~`Ts in the second FET group ~4. ~ ~
:`
.~ i.. . .
- 30 - i
1~ ~
When the blanking pulse PB is "1" wi-~hin the bright~
ness.color difference signal generator 25, only the FET gate
GBl of the first FET group 61 will be turned on so that the ~;
brightness signal of the black level is developed at the 1 output
line of the output lines 65a. ~n image displayed on the image
screen 10 stands at the black level. If the cursor movement
instruction signal PS is "1l', then only the FET gates GSl, G
in the first and second FET groups 61, 64 will be turned on so
that the brightness and hue slgnals of given levels are developed
10 at the respective output lines of the output terminals 65a, ; `-
65b. Accordingly, the cursor position is displayed with a given `~
;. ,
brightness and a desired hue. When the blanking signal PB and
cursor movement instruction signal P are both "0", the video
S .
data signal IDS is introduced into the output terminal tm of the
. .
brightness.phase s;elect circuit 60 determined by the row and
coIumn structure of the se~lected~RAM(m~ where the video informa~
tion signals I, J, D are written (that is, the "1" pulse signal
is applied). At this moment, a respective one FET of the first ;~
and second FET groups 61, 64 is turned on to develop a proper ~;
brightness siynal and a proper color phase signal at the
~ ,
output li~es of the output lines 65a, 65b. When the RAM(m)~ is
multiple, a plurality of images displayed on the screen 10 appear `
. ~
at different brlghtnesses and hues pursuant to the video data
signals IDS read out from the respective RAM(m).
When video information signals relating to a plurality
of the functional loci are written into the plurality of the
RAM(m) and the plurality of the functional loci are displayed on
the image screen 10 of the TV receiver 3, it is possible to dis-
play two or more functional loci and their intersections at dif-
ferent brightnesses and different hues to facilitate recognition
- 31 -
1~"
~Y'~
- . .
- : : ~,. , ~ ,
. .
ir\` ^ .
~3~
of the respective functional loci and their intersections.
The brightness signal generator 25' for a black and
white version, as seen from FIG. 20, is similar to the bright-
ness.color difference signal generator 25 with the second FET ~ `
group 64l the amplitude phase control circuit group 66 and the ~ ;
output line group 65b omitted. This comprises a br1ghtness
select circuit 60, and an ou~put terminal group 60b' of the
brightness select circuit 60', with the remaining components
(the first FET group 61, the series resistor group 62 and the ;
reference voltage source 63) being the same construction as inthe brightness.color difference signal generator 25. When a
plurality of the functional loci are displayed on a black and
white version of the TV receiver (otherwise a color version), ;
the brightness signal generator 25' makes it possible to display
two or more functional loc1 and their intersections at a given
~rightness. ~-~
The position detector 29 contained within the signal
converter interface of FIG. 9 is illustrated in FIG. 21.
In FIG. 21, a light sensitive photo diode 100 is
secured at the tip of the pen light 9 and connected to an input
terminal of an amplifier 101 of which the output lS connected to
an inverter 102 for polarity inversion. The resulting positive
polarity pulse is applied to a NAND logic gate circuit 103. `~
A start switch 104 secured on the pen liyht 9 is con-
nPcted to a set input terminal of a flip flop 105 of which the
output is connected to an input terimnal of the NAND logic gate
103. An output of the N~ND logic gate circuit 103 is connected
to a reset terminal of the flip flop 105 and an inver~er 106.
An output terminal of the inverter 106 is connected
to latch input terminals of I, J address latches 107, 108 of
- 32 -
~L~ 3~i263 ~
which the data input terminals are respectively connected to
output terminals of I, J address counters 109, 110.
The I address counter 109 is a (2N -~ 1) radix counter
which is supplied with the horizontal division pulse PM and
cleared with the horizontal synchronizing signal. The output
da~a of the I address counter 109 is indicative of the co-
ordinates position on the image screen 10 in the horizontal
direction. The J address counter 110, on the other hand, is a
t2M + 1) radix counter which is supplied with the vertical
10 division pulse PN and cleared with the vertical synchronizing -`
siynal. The output data from the J address counter 110 is in~ ~ i
dicative of the co ordinates position on the image screen 10 in ;`
the vertical direction. When the pulse of the speciic point
on screen sensed by the pen light 9 is transferred from the
inverter 106 to the I, J address latches 107, 108, both address
latches are permitted to store the output data of the I, J
address counters 109, 110 indicative of the co-ordinates posi-
tion of the specific point.
The respective outputs of the I, J address latches 107, ;~
2Q 108 are connected to different registers 111, 112, 113 114 which
also receive an output of a first delay circuit 115 delaying an
output pulse o an inverter 106. These outputs of the registers
111 to 114 are applied to the input terminals Sl to S4 of the
of the calculator l.
An output of the first delay circuit 115 is connected ~ -~
to a second delay circuit 116 of which the output is connected
to a clock pulse oscillator 117. An output of the oscillator
117 is connected to a third delay circuit 118. The third delay
circuit 118 develops four pulses which are supplied as a right
, -
shif~ pulse to the respective registers 111 to 114.
- 33 -
,
~136ZI~;3
Down counters 119, 120 are connected to the I, J
address latches 107, 108 and responsive to the horizontal
division pulses PN are the vertical division pulses PM as the
count pulse thereof. The down counters are also supplied as a
pre-set instruction signal with ~he horizontal synchronizing
signals and the vertical synchronizing signals. The outputs of
the down counters 119, 120 are applied to th'e brightness.color
difference signal generator 25 via a NOR logic circuit 121
A flip flop 122 receives at its set input the output
10 of the inverter 106 and its reset input a signal from the start -
switch 104 and provides its reset output Q for the NOR logic
gate circuit 121.
The co-ordinate position of the specific point on the
functional locus or the like displayed on the screen 10 will he
displayed on a viewing window 7 of the calculator 1.
The I address counter 109 is cleared by the horizontal
synchronizing signals and repeatedly incremented by the hori-
zontal division pulses PN. Meantime, the J address counter 110
.i5 cleared by the vertical synchronizing signals and counts the
number of the vertical divison pulses PM repeatedly. The output
values of the I, J address counters 109, 110 are representative
of the horizontal and vertical co-ordinates positions on the
~.,.. , ~ . .
image screen 10.
Assume now that the functional locus C from the cal-
culator 1 is displayed on the image screen 10 of the TV rece1ver
3. The tip of the pen light 9 is brought into contact with the
specific point D on the locus C and the switch 104 is turned on~
The switch 104 in the on state sets the flip flop 105 ~;
which supplies its set output to the ~AND logic gate circuit 103.
Provided that the point D in contact with the pen light
.i ~, i : ,
34
. . .. ... , . ~ .. -:: : :. :
~ 6Z63
:` .
9 is permitted to release light by the scanning o~ the image
screen 10, the photodiode 100 senses such light so tha-t the
amplifier 101 is supplied with the pulse, longer than the light -~
releasing period. That pulse is amplified by the amplifier 101
and then inverted by the inverter 102 supplying a positive
polarity pulse to the NAND gate 103. The NAND logic ga-te 103
develops a negative polarity pulse which is then inverted ~`
through the inverter 106 to form a posi~ive polarity pulse.
That positive poIarity pulse is applied to the I, J address
latches 107, 108 so that the counts of the I, J address counters
109, 110 indicative of the horizontal and vertical co-oxdinates
positions of the specific point D are written into the I, J
address latches.
The output pulse of the NAND logic gate circuit 103 is
applied to the reset input~ term1nal of the flip flop 105, re- ;
setting the flip flop 105~; The input to the NAND gate 103 is
no longer maintained. As a result, the NAND logic gate 103 and
thus the inverter 106 develop onIy one pulse.
The output pulse of the inverter 106 is applied to the
first delay circult 115, which ln turn provldes the pulse as
denoted by (b) in FIG. 22 with a proper time delay. The result~
ing pulse i5 applied to the respective registers 111 to 114,
:: ~
permitting the coordinates data within the I, J address latches
107, 108 to be written into the respective registers 111 to 114
,
digit by digit. The respective registers 111 to 114 each con-
sist of four bits~with two bits~storlng the I address and the
remaining two bits the J address.
The second delay circuit 116 develops the pulse denoted
by ~ ln FIG. 22 and supplies it to the oscillator 117 which in ~ ;
turn provides the four pulses as shown by ~ in FIG. 22 for the
~ 35
.~ ^~ ,
~, , :
~ 3Çi,;2~3
third delay circuit 118. These four pulses are applied to the
registers 111 to 114 to effect the right shift thereon so that
the data Sl - S~ indicative of the coordinates position of the
point D is sent to the coordinate data input terminal 14 oE the
calculator 1.
The data in the I, J address latches 107, 108 is also
stored in the down counters 119, 120 and decre~ented each time :
: ,
the horizontal division pulses PN and the vertical division ~-
pulses PM are applied. The outputs of the both counters 119,
120 are applied to the NOR logic gate 121 which also receive the
rest output of the flip flop 122, which i~ placed into the reset
state upon operation of the switch 104. The output of the NOR
gate 121 is "1" when the contents of the down counters 119, 120 ~ -
are reduced to "0" and that~ "1" signal is supplied to the bright-
ness color difference generator 25. This causes the point D to
be responsive to beam light.
The four pulses a from the third delay circuit 118
are supplied to the input terminal 13 of the calculator 1 and ~`
then the comparator logic circuit JC~ When the comparator logic
circuit JC confirms the presence of the pulses ~, it informs the
RO~ RU of that fact so that the calculator 1 provides an in- ~
struction to execute as illustrated in a flow chart shown in : .
FIG. 23. In other words~ when the comparator logic circuit JC
senses the first one al of the ~ pulses, the data I contained
within the registers 111 to 114 is transferred into the ac- -
cumulator ACC. After clearing the I, J registers I, J within ; ::
the RAM, the first digit data at the I address of the accumula- :
tor ACC is transferred into the first digit place of the
register I. Subsequently, if the second pulse a2 is detected by
the comparator logic circuit JC, then 'the data in the registers
: ''
- 36 -
"~ ~ " ~ , ,' "'' i'`.: ~ ' ".'~ ';;': .-'
.13~ 3 ~ -
, ~,
~111 to 114 is transferred into the accumulator ACC and the
second-digit data at the I address i5 shifted to the second-digit
place of the register I.
Upon detection of the third pulse ~3 the first-digit
data at the J address i9 shifted into the J register of the RAM.
. .
In response to the fourth pulse ~4 the second-digit data at the
J address is transferred into the second-digit place of the J
registPr of the RAM.
The contents of the I register are subtracted from N
and the difference is multiplied by ~y so as to calculate the x
coordinates position, whereas the contents of the J register are
subtracted from M and this difference is multiplied by ~y so as
to obtain the y coordinates axis positionO The coordinates
positions of the point D are therefoxe calculated and the results
of the calculations are displayed in a digital fashion through
the viewing window 7 after transfer into a display register DSP,
in the same way as in a conventional calculator.
Although the signal converter interface is provided
away from the calculator 1 in the above illustrated embodiment,
20 it is obvious that the calculator-to-TV screen interface may be -
disposed within the casing of the calculator 1.
A preferred embodiment of the invention being thus
described, it will be obvious that the same may be varied in many
ways. Such modifications are not to be regarded as a departure `
from the spirit and scope or the invention, and all such modi-
fications are intended to be included within the scope of the
following claims. `
- 37 -
. ~- , ..... , . -. . ~, :
