Note: Descriptions are shown in the official language in which they were submitted.
'7~ S5'~
PHN 990~ 1
The invention relates to a semiconductor device
having at least a memory cell comprising a semiconductor
body having a surface region of a first conductivity type
which is covered with a thick insulating layer, having at
least an aperture in the insulating layer at the area of
a storage element of the memory cell, which storage ele-
ment comprises a capacitor havin~ a first plate of elec-
trically conductive material and a part of the semiconduc-
tor body which is separated from the first plate by a
dielectric and which forms a second plate of the capacitor
and is connected, to a semiconductor zone of a second con-
ductivity type opposite to the first, via a channel region
controllable by a gate electrode, t~e insulating layer
being thicker than the dielectric and the gate electrode
being electrically conductively connected to a first
selection line of conductive material of the memory cell,
said selection line extending to above the semiconductor
zone which forms part of a second selection line of the
memory cell.
Such semiconductor devices are used in dynamic
memories, for example, in behalf of automatic computers,
microprocessors and various other devices for data storage
and data handling.
A semiconductor device of the above-mentioned
kind is disclosed in Japanese Patent Application No.
53-76687 - Nippon Denki X.K. - laid open to public inspec-
tion July 7, 1978. The device described in said Applica-
tion comprises a memory cel.l which is realized in an aper-
ture in a layer of thick oxide present on the semiconduc-
tor body. The memory cell consists inter alia of a stor-
age capacitor which is connected by means of a control-
lable channel region to a semiconductor zone of a conduc-
tivity type opposi-te to that of t~e semiconductor body.
The conductivity state of the channel region is determined
by the electric voltage at a
;~
PHN 99O4 2 10 6-1981
gate electrode at the area of the conduction channel, which
gate electrode is connected electrically conductively to a
first selection line of the memory cell. The said semi-
conductor zone forms part of a second selection line of
- - 5 the memory cell.
The first selection line is provided so that
within the aperture in the thick oxide it crosses the second
selection line and is separated therefrom by a thin layer
of oxide. This gives rise to a high stray capacitance and
associated capacitive coupling between the two selection
lines. This coupling may have for its result that the me-
mory cell in question is wrongly selected or incorrect in-
formation is written or read.
~loreover, the device shown in the said Japanese
Patent Application comprises so-called channel stopping
regions, zones of the same conductivity type as the semi-
conductor body but having a higher doping of impurities so
as to prevent channel formation between various memory
cells. The semiconductor zone which forms part of the
second selection line is generally very highly doped so as
to prevent too high a~series resistance in the selection
line.
In the device shown the said semiconductor zone
adjoins a channel stopping region and forms a ~-n junction
therewith. As a result of the mutual high impurity dopings
said ~-n junction will ha~e a comparatively low breakdo~n
voltage~ In addition said ~-n junction represents an extra
stray capacitance the value of which will be higher accor-
ding as the doping in the channel stopping region is higher.
It is an object of the invention to provide a
semiconductor device of the above-mentioned type in which
the capacity between a semiconductor zone belonging to the
second selection line and the surrounding semiconductor
body in which channel stopping regions are realized is as
35 small as possible, while in addi-tion the breakdown voltage
between the semiconductor zone and the surrounding semi-
conductor bod-~ is as high as possible.
Another object of the invention is to provide
:~7~55~ ,
PHN 990~ 3 10-6-1981
such a device in which the capacitive coupling between
the two selection lines is considerably less.
The invention is based on the recognition of the
fact that, in plan view, a channel stopping region can be
provided substantially beside the said semiconductor zone
without a p-n junction being formed between two highly
- doped semiconductor regions between said channel stopping
region and the semiconductor zone.
In addition it is based on the recognition o~ the
l fact that the capacitive coupling between the two selection
lines can be eonsiderably reduced by using a favourable
positioning of said lines with respec-t to each other.
~ or this purpose, a semiconductor device according
to the invention is characterized in that the semiconductor
zone is present substantially entirely below the thick
insulating layer, which thick insulating layer at the
area of the semiconductor zone extends into the semicon-
ductor body down to a depth different from the depth
at other places at the surface.
It is to be no-ted that providing the semiconduc-
tor zone below a thic~ oxide is known per se from IBM
Technical Disclosure Bulletin, Vol. 15, No. 4, ~. 1163.
As a result of this measure, the dielectric between the
two selection lines is a few times (5 to 10 times) as thick
25 as in the device according to the Japanese Patent Appli-
cation. Herewith the said capacitive coupling is also re-
duced by such a factor and the possibility of incorrect
selection and wrong writing or reading is considerably
reduced.
A preferred embodiment in accordance with the
invention is characterized in that the insulating layer at
the area o~ the semiconductor zone has a larger thickness
than the remaining insulating layer.
Herewith it is achieved that the capacitance be-
35 tween the semiconductor zone and the surrounding semi-
conductor body is determined substantially by the p-n
junction between the semiconductor zone and the low-doped
semiconductor body. Since the semiconductor body is low-
~.7:;~559~
PHN 9904 3a 1 o-6- 198 1
doped, the depletion layer of -the p-n junction in the
reverse direction extends far into said semiconductor body.
- This means that the capacitance associated with said
~-n junction is low while the associated breakdown voltage
is increased.
Moreover, uni~orm channel stopping regions may be
r
31 55~
PHN 99O4 -4- 9-6-1981
provided below the less thick insulating layer beside the
semiconductor zones. The thick insulating layer extends
at the area of the semicon~uc-tor zone preferably into the
semiconductor bod~- down to a depth which is a-t least
equal to the maximum depth of the channel stopping regions.
~he advantage hereof is that channel stopping
- region and semiconductor zone, now viewed in plan view,
can be provided substantially beside each other without
said regions contacting each other. In this manner it is
10 prevented that a p-n junction having a high capacity in
the reverse direction and a low breakdown voltage,as
described above, is formedO .
The same advantage is achieved in another preferred
embodiment of the invention which is characterized in that
15 the thick insulating layer beyond the region of the semi-
conductor zone e~tends into the semiconductor body down to
a depth which is at least e~ual to the maximum d.epth .o~ the
p-n junction between the semiconductor zone and the semi-
conductor body.
The invention will now be described in greater
detail with referenceito a few embodiments. and the drawing,
in which . : -
Figure 1 is a plan view o~ a semiconductor device
according to the invention,
Figure 2 is a cross-sectional view tàken on the
line II-II o~ Figure 1, while Figures 3, 4 and 5 show
variations o~ the device shown in Figure 2 and Figures 6
to 9 show the device o~ Figure 2 during various stages of
its manufactureO
h~ 30 The figures are diagrammatic and not tt,drawn to
scale in which for clarity in the cross~sectional views
the dimension.s in ~articularin the direction of thic~ness
are strongly exaggerated. Semiconductor zones of the same
conductivity type are generally shaded in the same direct-
35 ion; corresponding partsJn the various embodiments are
generall~r referred to by the same reference numerals.
Fig~re 1 is a plan view and Figure 2 is a cross-
- sectional view taken on the line II-II of Figure 1 of a
- ':
,
5~
PHN 9904 -5- 9~6-1981
semiconductor device having a memory cell. The semiconduc-
tor device of ~igures 1 and 2 comprises a semiconductor
body 1 of silicon having a substrate 2. This substrate is of
the ~-type and has a resistivi-ty from 10 to 100~- cm.
The surface 3 of the substrate 2 is covered with an
approximately 0.5 micrometre thick layer 4 of silicon
- oxide . In this thick oxide 4 an aperture 5 is present at
-the area of a storage element of a memory cell. Said memory
cell may form both a single cell and form part of a larger
10 system having a cross-bar system of a first and a second
group of selection lines, in which memory cells are
present at the area of crossings of the cro,ss-bar system.
The surface 3 within the aperture 5 is covered with
a thin layer 6, 8 of insulating material, in this example
15 silicon oxide. Uith the part 8 of this thin oxide as'a
dielectric, a first plate 7 of elec-trically conductive
material and the underlying region 9 of the semiconductor
substrate 2 form a storage capacitor of a memory element.
The electrically conductive material of the first plate 7
20 consists in this example of polycrystalline silicon having
a sheet resistance of~20-30 ohm/ a. -
The contents of the memory ,cell are determined bythe charge which is stored in said capacitor. In order
to be able to charge or discharge the capacitor, the
25 device furthermore comprises a gate electrode 10, which is
separated from an underlying channel region 11 in the sub-
strate 2 by -the par,t, 6 of the thin oxide. In this example
the gate electrode 10 forms part of ~ first selection line
13 of conductive material, for example, aluminium. By
30 means of electric voltages which are applied -to the gate
electrode 10, the underlying channel region 11 is or is
not brought in the conductive state so that the region 9
is electrically conductively connected to a semiconductor
zone 12 which forms part o~ a second selection line. This
35 highly doped semiconductor zone 12 is of the n-type and
has a sheet resistance of 30 ohm/ O ,
~ ccording to the invention the semiconductor zone
is present substantially entirely below the thic~ oxide
- .....
~ 7~55~
P~IN 9~04 -6- 9-6-1981
4. Due to the large thickness of said layer (0.5 - 1
micrometre the capacitive coupling between the first
selection line 13 and the semiconductor zone 12 is very
small. In a memory s~stem having several of these cells this
means that the capacitive coupling between the word lines
and the bit lines of'the system is substantially negligible.
The said capacitive coupling between the selection
line 13 and the semiconductor zone 12 is even further
reduced in the present example in that the oxide 4 at the
area of the semiconductor zone 12 has a larger thickness
(approximately~0.8 micrometre) than elsewhere. Herewith it
- , is achieved in addition ,that a substantially,uniform channel
stopping region 4`can be provided between several memory
cells without dètrimental effects. If_as a matter of fact
the oxide 4 at the area of the semiconductor zone 12 -
extends at least in the semiconductor body 1 down to the
maximum depth of the channel stopping region 14, the
semiconductor zone 12 is circumferentially surrounded by
the low-doped substrate ~. This means that the depletion
20 region associated with the p-_ junction 15 between the
semiconductor zone 12~,and the substrate 29 when the p-n
junction 15 is operated-in the reverse direction~ extends
in the -substrate 2 for a considerable part. The stray
capacitance associated with the p-n junction 15 thus is
25 small while the stray capacitance of the p-n junction 16,
i.e.the par,t of the ~-n Junction 15 between the semiconduc-
tor zone 12 and,the channel stopping region ,14 or the
semiconductor substrate 2 in so far as it adjoins the sur-
face, is also'very small, which,means that the memory cell
30 has short writing and,reading times. On the other hand
the breakdowrl voltage of the ~-n junction 15, 16 is in-
creased b~ said measure.
The last-mentioned effects (short writing and
reading times, high breakdown voltage) are achieved in
35 addition tc the small coupling between the selection line
13 and the semiconductor zone 12 also in the embodiment
shown in Figrure 3 in that the thick oxide 4 r-lt the area of
a semiconductor zone 12 is sunls deeper in the semiconductor
~t;j~
PHN 9gO4 -7- 9-6-1g81
. .
body than in other places at the surface. In this embodi-
ment the oxi.de 4 has a substantially uniform thickness.
Otherwise the reference numerals have the same meanings
as in Figure 2,
- - 5 Another embodiment of a semiconductor device in
- accordance with the invention is shown in Figure L~. In this
embodiment the thick oxide 4 at the area of the channel
stopping region 14 is sunk deeper in the semiconductor body
than at the area of,the semiconductor zone 12, This oxide
lO 4 which in this embodiment again has a substantially uniform
thickness extends into the substrate 2 down to a~depth which
is at least equal to the depth of the p-n junction 15 be-
tween the semiconductor zone 12 and the substrate 2.
This latter is als,o achieved in the embodiment of
15 Figure 5 in which the'thick oxide 4 at the area.ofkhe
; channel stopping regions.14 is thicker than that at the
area of the semiconductor zone 12. Otherwise`the.reference
: numcrals in Figures 4 and.5 again have the same meanings
as those of Figure 2. ~
The semiconductor device shown in Figure 1, 2 may
be manufactured`as fo~lows. Starting material is a semi-
conductor body 1 comprislng a p-type substrate, .~ 100 >
oriented, having a resistivity of 10 - 100 ohm.-.cm. A
double layer 1.,7, 18 of an approximately ~lO nanometres
25 thick layer 17 of silicon oxide and an approximately 75
nanometres thick layer 18 of silicon nitride is,then pro-
vided on the surface 3 of the substrate 2. A pattern to
define the semiconduc~r zone 12 is provided photolitho-
graphically in said double layer 17, 18. In this example
30 the said semiconduotor zones 12 form the bit lines of a
memory matrix. For thi,s purpose, apertures 19 are provided
in the double layer 17, 18, Said line-shaped,apertures
ha~e a width of 2-3 micrometres~ Via these aper-tures the
semiconductor zones 12 are provided in the substrate 2 by
35 means of an arsenic implantation with a dose of 5.10 5
arsenic ions/cm and an energy of 100 keV. This results in a
shee-t resis,tance of approximately 30 ohm/L7 for the semi-
conductor zones 12 (,.~igure 6),
5~'~
PHN ggoL~ -8- 9-6~1981
A layer of silicon oxide 20 is then grown i~ a
thickness of approximately 0.3 micrometre by means of local
oxidation at the area of the aperture 19. During this
oxidation the donor atoms (arsenic) are pushed forward by
the gro~rn oxide in the substrate 2 in which towards the
edge of the oxide 20 along the so-called bird beak a
doping of` arsenic atoms is obtained which decreases both in
thic~ness and in concentration. In orderto ~efine the active
regions of the semiconductor surface 3, a layer 21 of pho-
10 toresist is provided over the surface 3 and is thenpatterned photolithograp~icall-~. In order to produce a good
electrical separation between the memory elements, a channel
s-topping implantation is then carried out, using the same
photoresist 21 as a mask, with acceptor ions (boron) with
l5 a dose of 10 3 boron ions/cm at an energy of 30 keV. The
channel stopping regions 14 are formed. In ~rder to obtain
a low capacity and high breakdown voltage of notabiy the
p-n junction 16, i.e. the part of the p-n junction 15 be-
tween the semiconduc-tor zone 12 and the substrate 2 immedia-
20 tely adjoining the surface 3, said implan-tation may be
carried out, if desire~, in a slightly s:tarting direction
(according to the arrows 22' instead of according to the
arrows 22). As a result of this, a part of the low-doped sub-
strate between the semiconductor zone 12 and the channel
25 stopping region 14 may extend up to the surface 3, for
example, in a width of 0.1 micrometre. This distance is
much smaller than can be achieved by means of exclusively
photolithographic methods. (~igure 7).
The part of the nitride 18 not co~ered by the photo-
30 resist layer 21 is then first removed. ~fter removing the
photoresist layer 21, the exposed surface is then locally
oxidized to a ~thickness of approximately 0.5 micrometre
using the remaining part of the dou~le layer 16, 18 as a
rnask. At the area of~the semiconductor zone 12 the oxide 4
35 ob-tains a thickness of approximately 0.8 micrometre. The
rem~ining dou~le layer 1~, 18 in the aperture 5 is then
removed. The surface 3 in the aperture 5 in the thicl; oxide
4 is then provided with a thin layer of clean oxide
S5~ i
PHN 9904 -9- 9-6-1981
(approximately 50 nanometres)~ If desired a boron implan-
tation may be carried out using the oxide 4 as a mask so
as to accurately adjust the threshold voltage which deter~
mines the conduc-tivity of the channel zone 11, In this
- 5 state, windows may be provided in said oxide in behalf of
- contacts elsewhere on the semiconductor body The whole
surface is then provided with a layer of polycrystalline
silicon 7, having a sheet resistance of 20-30 ohm/~ which
is then patterned photolithographically (Figure 8).
The assembly is then brought in an oxidizing
atmosphere, for example in a water vapour atmosphere. An
oxide layer 23 is formed which protects the polycrystalline
silicon 7 while simultaneously the oxide 6 at the area of
the channel reglon 11 obtains a slightly larger thickness
(Figure 9). The oxide 23 grows approximately 4 iimes as
fast as the oxide 6 so that a good insulation between the
oonductive plate 7 and the selection line 13 to be provided
aftsrwards is obtained while nevertheless the oxide 6
remains sufficiently thin to maintain a good control by
20 means of the gate electrode 10.
Between theseliatter two steps, if desired, the
memory cells may be temporarily 3creened if, for example
in behalf of transistors in the peripheral logic, implan-
-tations have to be carried out in behalf of source and
25 drain regions. After having provided the required contact
windows in said peripheral logic, the assembly is covered
with a layer of aluminium which comprises 1% silicon in
behalf of a wiring pattern. Inter alla the selection
lines 13, in this example word lines which also comprise
30 the gate electrode 10, are then defined herefrom photo-
lithographically. The semicondllctor device shown in
Figures 1j 2 is then obtained.
After the aper-ture 19 in Figure 6 has been defined,
a groove with a depth of approximately 0~2 micrometremay
35 also be etched in the substrate. If desired -the first
oxidation step to obtain the oxide 20 May then be omitted
so that the ~igure 3 configuration is obtained.
In order to obtain the semiconductordevices shown
S5~ 1
PHN 9901~ ' -10- . 9-6 1981
in ~igures 4 and 5, for ~xamplej fi~rst the ch,annel stopping
regions 14 are provid~d by means of ape,rtures in the double
layer 17, 18. A recess may then be etched again first at
- the area of said channel stopping regions 14, in which the
channel stopping rQgiOns 14 are then defined and,after which
either the double lay~r at the area of the serniconductor
zones 12 to be provided is removed photolithographically
and after the s~micQnductor zones 12 have been defined
by means of local oxida-tion a thick layer 4 of oxide
10 i.s provided (Figure 4), or first local oxidation takes
places at the area of the chann~l ~topping regions 14 and
then, aft~r defining the semiconductor zones 12, the thick
oxide 4 is completed (Figura 5). In all the.examples shown
the dis-tance between the channel stopping region 14 and the
15 semiconductor zone 12 in plan view is smaller than 0.5
micrometre and usually smaller than 0.1 micrometre, while
nevertheless a low~capacity of the ~-n junction 15, 16
between semiconductor zone 12 and substrate 2, respectively
between semiconductor zone 12 and channel stopping region
20 14, or an intermediate part of the substrate 2.is ensured.
- , , -
Of,course the'~invention is not restricted to theabove examples. For example, the conductivity types in the
semiconductor.body may (simultaneously) be reversed. The
memory cell may also,be realized in an epitaxial layer,pro-
25 vide.d on a substrate. In addition, in the partial regionof the semicond~lctor body which forms the second.plate of
the capacitor an'arsenic implantation may be carried out,
for example, simult~neously wlth the provision of the
source and drain regions in the peripheral logic. The ~rsen~
30 ic layer thus formed then,constitutes the second plate of
the capacitor. ~urthermore, th~ layers 7 of polycrystalline
silicon forming a first plate of the various capacitors
may be connected to a reference voltage, for example earth.
Various variations are also possible in the method
35 of manufacturQ. For.e.~ample/ th~ thick oxide.need not
necessarily be provided by means of local oxidation but, for
example, a lay~r.of thick oxide may b~ provid~d over the
; whole surface (in which semiconductor zones 12 and possibly
L55~
PHN 99O4 ~ 9T6 - 1 98 'I
channel stopping regions have then been realized already).
In this layer 4 of thick oxide apertures 5 may be provided
- by means of reactive ion etching which expose the surface
3 for the manufactura of th~ actual m~mory c~
- 5
,. . ~.. .. ..... .
.
~0
