Note: Descriptions are shown in the official language in which they were submitted.
The invention relates to DC motor controls, and more portico-
laurel to those controls which include a motor field regulator
circuit for regulating the current supplied to a field winding of
a DC motor.
The outstanding characteristic of a DC motor is its adapt-
ability to control of its torque and speed. The typical DC motor
comprises two primary parts, a field which is stationary, and an
armature which rotates. The field may be either a permanent
magnet or an electromagnet, and its purpose is to establish
magnetic poles on the frame of the motor, which act in conjunction
with the magnetic poles of the armature to provide the forces
that cause rotation of the armature. Magnetic flux is induced in
the poles of a field electromagnet pole by passing a field current
through a field winding which is wrapped in numerous turns around
the poles.
The armature consists of a plurality of windings, which are
connected to terminals on the motor through a commutator and
brushes. The commutator serves to switch power to successive
coils as the armature rotates, so that the magnetic armature
poles remain in the same location relative to the field poles.
The horsepower output of a DC motor in electrical terms is
proportional to I the current through its field winding, I
the current through its armature and (3) the rotational speed of
the armature. This can be expressed in an equation as follows:
(1) HOP. = COUGHS
where:
HOP. = horsepower
IF = field current
IA = armature current
S = rotational speed of the armature
K = a constant
The horsepower output of the matron mechanical terms is
provided by the product ox (1) output torque and (2) the rota-
--1--
tonal speed of the armature. This can be expressed in an equal
lion as follows:
(2) HOP. = TO
where:
HOP. = horsepower
T = output torque
S = rotational speed of the armature
The right sides of equations (1) and (2) can be equated and
the rotational speed of the armature canceled from each side to
lo produce:
(3) T = KIWI
As a result of these relationships, the operation of a DC
motor can be summarized by referring to two basic- ranges of speed
control. The first range is known as the "constant torque" range
and the second range is referred to as the "constant horsepower"
range. on the "constant torque" range the ability of the motor
to deliver torque to a load is not affected by an increase in
speed, because it has not yet reached its maximum horsepower or
armature current. Thus, for example, if the field winding carries
a full rated field current, the speed of the motor can be
increased by varying the applied armature voltage. Speed will
increase with armature voltage until the motor reaches a speed
known as the "base speed" which corresponds to the speed at which
rated horsepower is obtained at rated armature current and rated
armature voltage of the motor.
If it is desired to operate the motor above the base speed,
it becomes necessary to weaken the field, since further increases
in armature voltage are not permitted by the maximum ratings of
the motor. From equation (3) it will be seen that a reduction in
field strength and field current will be accompanied by a proper-
Shinto reduction in available maximum torque. As seen from
equation (2) above, the decrease in torque will allow an increase
in speed if horsepower remains constant. There are a number of
loads that can be controlled with reduced Turk, but which
require speeds higher than the base speed. It is therefore
advantageous to provide a motor control that will operate a-t
speeds higher than the base speed. This speed range is known as
the "constant horsepower" range of operation.
One prior approach to weakening field strength for operation
in the "constant horsepower" range utilized circuitry that
responded to changes in measured armature voltage. This response
was considered to be a slow and somewhat coarse adjustment. The
reason that such an adjustment is not as fine as desired, is that
the voltage measured across the armature (VT) is not always a
true measure of the voltage generated by a DC motor The voltage
generated by the motor is referred to as the counter-EMF, since
its polarity is opposite to the applied voltage.
When the DC motor is operated in a motoring mode, the aroma-
lure voltage (VT) is equal to the sum of the motor counter-EMF
and the voltage drop due to current flow in the armature windings.
The DC voltage drop can be expressed as the product of the DC
armature current (IA) and the resistance ox the armature (RAY).
The result is the following two expressions:
(4) VT = CEMF + SARA
(5) EM = VT - I R
When the DC motor is operated in the regenerating mode, the
polarity of the armature voltage (VT) and the polarity of the
counter-EMF remain the same, but the polarity of armature current
(IA) is reversed -to provide the following two expressions:
I VT = CEMF - IDA
(7) CEMF = VT + SARA
The counter-EMF is a function of field strength. In
some instances, a reduction in field current isle not cause
proportionate reduction in field strength, due to operation of
the field electromagnet in its nonlinear range. The counter-EMF
is also a function of speed, so an increase in speed above the
I
base speed and a decrease in field current will satisfy equation
(~) above, but it will result in an excessive counter-EMF. At
"no load", the IA term in equations I is zero, and the
voltage measured across the armature (VT) is equal to counter-EMF.
Under load conditions, however, this is no longer true. Because
the prior approach to weakening field strength did not compensate
for the IT voltage drop under load conditions, it provided only a
coarse adjustment to field current in response to armature volt-
age.
The invention resides in a method and a circuit for weaken-
in field current in a DC motor in response to a speed feedback
signal, when the speed feedback signal represents a speed higher
than the base speed.
The invention involves generating a speed error signal in
response to a speed command input in the constant horsepower
range, and driving the motor armature above base speed in response
to the speed error signal. The speed of armature rotation is
sensed to generate a speed feedback signal proportional to the
speed of armature rotation. A field reference signal is provided
to energize the field winding at rated field current, and this
field reference signal is reduced when the speed feedback signal
represents a speed greater than the base speed to cause a reduce
lion in field current below rated field current.
The invention will enable one to improve the operation at
speeds in the "constant horsepower" range by responding to speed
feedback. This is in contrast to the prior approach of relying
primarily on armature voltage feedback.
The invention will also enable one to retain and improve the
response to armature voltage, by detecting a change in counter-
EM, which is a function ox both the measurably armature voltage and the IT voltage drop in the armature under load conditions.
The invention may be summarized, according to a
first broad aspect, as a method of operating a DC motor of
the type having a field winding and a rotating armature to
control the rotational speed of the armature when the DC
motor is operated above base speed in the constant horsepower
speed range, the DC motor also being of the type that goner-
ales a counter~EMF, the method comprising: generating a speed
feedback signal proportional to the speed of the armature;
generating a speed error signal in response to the speed
feedback signal and a speed command input in the constant
horsepower speed range; driving the speed of the DC motor
above base speed in response to the speed error signal; son-
sing field current to generate a field current feedback signal;
generating a field reference signal and algebraically summing
the field reference signal with the field current feedback
signal to control the energizing of the field winding at
rated field current when the motor is operated at a speed
below base speed; and reducing the field reference signal
that is summed with the field current feedback signal in
response to a speed feedback signal that represents a speed
greater than the base speed to cause a reduction in field
current below rated field current.
Circuitry for carrying out the method is also con-
template in the invention.
cording to a second broad aspect, the invention
provides a method of operating a DC motor of the type having
a field winding and a rotating armature -to control the rota-
tonal speed of the armature when the DC motor is operated
above base speed in the constant horsepower speed range the
DC motor also being of the type that generates a counter-EMF,
-pa-
.
the method comprising: sensing current in the field winding
to generate a field current feedback signal; regulating
current in the field winding through a field current regular
ion loop in which a field current error signal is generated
in response to algebraic summation of a field current reference
signal and the field current feedback signal; sensing armature
voltage to generate an armature voltage feedback signal;
sensing armature current to generate an armature current feed
back signal; further regulating current in the field winding
through a coun-ter-EMF feedback loop in which an auxiliary
reference signal representative of the counter-EMF is derived
from the armature voltage feedback signal and the armature
current feedback signal and in which the auxiliary reference
signal is algebraically summed with the field current reference
signal and the elude current feedback signal; generating a
speed feedback signal proportional to the speed of the aroma-
lure; and reducing the field current reference signal when the
speed feedback signal represents a speed greater than the
base speed to reduce current in the field winding below rated
field current.
4b-
" ''I
I
In drawings which illustrate an embodiment of the invention,
Fig. 1 is a system block diagram for the DC motor drive that
incorporates the present invention
Fig. 2 is a detail schematic of the three-phase SIR bridge
of Fig. 1,
Fig. 3 is a detail schematic of the field current and aroma-
lure current sensing circuitry of Fig. 1,
Fig. 4 is a detail schematic of the absolute value circuit
and field weakening circuit of Fig. 1,
Fig. 5 is a detail schematic of the CEMF limiting circuit of
Fig. 1,
Figs. Audi are schematics illustrating the relationship of
the counter~EMF and the IT voltage drop to the armature terminal
voltage, and
Fugue is a graph of a field current reference (IF REV)
signal as a unction of relative motor speed.
Referring to Fig. 1, the invention is illustrated in the
context of a DC motor drive which is connected between a three-
phase AC power source 10 and an armature 11 and a field winding
12 of a DC motor. The motor drive controls the speed and direct
lion of rotation of the armature which may be connected to a load
through a rotating output shaft snot shown). To cause the motor
to both speed up and slow down in either the clockwise or counter-
clockwise direction of armature rotation, the motor drive must be
of the type for "four quadrant" operation. In this type of
operation the DC motor has two modes of operation in each direct
lion of rotation. In one mode it is motoring and receiving power
prom the power source 10, and in the other mode it is regenerating
and supplying power back to the power source 10. In the motoring
mode, armature current is applied to the motor to generate torque
in the same direction as the armature is rotating. In the regent
crating mode, the armature current is reversed to generate torque that is counter to the direction of armature rotation,
which provides a braking effect.
The motor drive controls the direction of current through
the armature 11 using a three-phase SIR bridge network 13. As
scan in Fig. 2, this bridge network 13 has twelve Squires rectify-
in alternating current from the three-phase AC source and supply
lines PA, PUB and PC. Six Squires lF-6F convert three-phase alter-
noting current to forward direct current, while six other Squires,
lR-6R convert alternating current to reverse direct current. The
Squires are "turned on" to conduct current in response to firing
signals received at their respective gate inputs. This dual
bridge network 13 characterizes the motor drive as being of the
armature-current reversing type.
Referring again to Fig. 1, there is also a single-phase
yield SKYE bridge network I coupled across supply lines PA and
PC and connected across the field winding 12 for converting
single phase alternating current to direct current or the field
winding 12.
One basic function of the motor drive is to sense the dip-
furriness between a speed command input signal and a speed feedback
signal and change the speed of the motor to reduce the error or
difference between the two signals. As seen in Ego 1, a speed
error feedback loop includes a tachometer 15 which senses the
actual speed of armature rotation and generates a speed feedback
POD signal to a summing input 15 for a group of speed regulating
circuits 17. A speed command input signal is provided to this
summing input 16 by a speed command input device 18. This device
18 can, for example, be a potentiometer that is operated to vary
a DC signal. The difference between the speed input signal and
the speed feedback (SPY) signal is amplified by the speed rug-
feting circuits 17 and a transformed speed error signal is gene-
rated at the output of these circuits 17.
The transformed speed error signal cannot be used to direct-
lye operate the three-phase SIR bridge 13. It is instead used as
a reference signal (IA REV) for controlling armature current. To
provide accurate control of armature current there is an inner
feedback loop in which the magnitude of armature current it
sensed and compared to the armature current reference signal (IA
REV) at summing input 19. The difference between the armature
current reference signal (IA REV) and the actual armature current
is amplified by an armature current regulator 20. It responds to
this difference to generate a firing angle control (FAX) signal
which determines the level of voltage that should be applied to
the motor armature 11.
The DC armature current is sensed by using current trays-
former 21 that are connected to the AC side of the bridge network
13. The detected current is coupled to an armature current
sensing circuit 22. As seen better in Fig. 3, this circuit
includes six diodes 23 and a burden resistor 24 connected to
rectify the AC current and generate its DC value as the ABYSS
signal. When an alternating waveform is rectified only positive
half-cycles appear, and thus the ABYSS signal is an absolute
value signal which is always positive. Referring again to Fig.
1, the IA RYE signal can be either positive or negative depending
upon the polarity of the signals at summing input 19. The ABYSS
signal is therefore converted to a dual polarity signal IA before
being summed with the IA REV signal at the summing input 19.
To control the polarity of the IA signal, the ABYSS signal
is coupled through an invarter and two switches 25 to the summing
input 19. One switch is controlled by a FORWARD enable line,
while the other switch which is connected in series with the
inverter--is controlled by a REVERSE enable line. When aroma-
lure current is to flow in the forward direction, the IA REV
signal is negative and -the switch connected to the FORWARD
enable line is signaled to close so that the ABYSS signal by-
passes the inventor and remains positive. Then armature currents to flow in the reverse direction, the switch connected to
the REVERSE enable line is signaled to close so that the AS.
IA signal will be inverted to produce an IA signal of negative
polarity. Thus, the IA REV and IA signals are of opposite
polarity for negative feedback and system stability.
The armature current regulator 20 responds to the no-
suiting input at the summing junction lo to generate the firing
angle control (FAX) signal at its output. The output ox the
armature current regulator 20 is connected to a suitable group
of SIR firing circuits 26 which synchronize the firing angle
control (FAX) signal to signals which correspond to the line-
to-line phase-varying signals provided by the three-phase
source 10 and its associated conductors PA, PUB and PC. The
phase corresponding signals are derived from a REV A signal
which is coupled from conductors PA and PUB through a line-syn-
chronizing step down transformer 27. The SIR firing circuits
26 generate signals lF-6F and lR-6R corresponding to the
Squires in the three-phase dual bridge network 13. Further
details concerning these circuits 26 are provided in US. Pat.
No. 4,546,424 entitled "Compensated Ramp Generating Circuit
for Controlling SIR Firing". The control lines from the SIR
firing circuits 26 are coupled to the bridge network 13 by
pulse transformers 28 which provide for physical and elect-
rival isolation between the higher voltage AC power circuits
and the lower voltage DC control circuits.
--8--
,.~
~23~5~L~
The field SIR bridge 14 in Fig. 1, which couples direct
current to the field winding 12, is operated in response to field
firing signals (OF). These are received from a field firing
control circuit 29 which is similar to the other SIR firing
circuits 26, but which is synchronized to only one phase of the
AC source 10. This circuit 29 is coupled to the bridge network
14 through pulse transformers 30. The field firing control
circuit 29 generates the phase-synchronized firing OFF) signal in
response to a field firing angle command (FAKE) signal received
from the output of a field regulator 31. The field regulator 31
amplifies a field current error (IRE) signal to generate the FAKE
signal. The magnitude of the FAKE signal determines the magnitude
of the voltage that is applied to the field winding 12 by firing
the Squires in the field SIR bridge network 14. This field current
error (IRE) signal represents the algebraic sum of a field current
reference tip REV) signal, an auxiliary field current reference
(AX IF REV) signal, and a field current feedback (IFFY) signal.
The field current feedback (IFFY) signal is coupled to the
summing junction 32 from the output of a field current sensing
circuit 33. This circuit 33 receives AC signals proportional to
field current that are detected by a current transformer 34 in
the power line to the field SIR bridge 14. Referring to Fig. 3
the current transformer 34 is connected to four diodes 35 and a
burden resistor 36, which are arranged to rectify the I signal
and generate the field current feedback (IFFY) signal as a DC
voltage signal. This signal (IFFY) is negative, and is opposite
to the positive polarity of the field reference (IF REV) signal.
Referring again to Fig. 1, a field weakening circuit 37
provides a field reference signal IF REV) of +2.0 DC volts
I corresponding to full rated field current when the motor is
operated at base speed or below. The magnitude of the field
I
reference (IF REV) signal is reduced in response to certain
values of two speed input signals to the field weakening circuit
37. The first of these is a base speed (BSPD) reference signal
which is received at one input from a base speed input device 38.
The other input signal is a magnitude of speed (MSPD) signal
which is proportional to the actual speed of armature rotation.
The tachometer 15 generates a speed feedback signal (SPY) which
is coupled through an absolute value circuit 39 to generate the
MSPD signal with a positive polarity.
When the speed feedback (SPY) signal is positive, it will be
coupled through the absolute circuit 39 without any change in
polarity. On the other hand, if a speed feedback (SPY) signal of
negative polarity is received, it will be inverted by the also-
lute value circuit 39 to generate an MSPD signal of positive
polarity.
The field weakening circuit 37, which is shown in detail in
Fig. I, is a voltage multiplying/dividing circuit in which the
ratio of the BSPD signal to the MSPD signal is used to proportion-
ally reduce the +2.0 DC volt field current reference (If ROUGH
signal at the output ox the circuit.
At the lower threshold of the constant horsepower range,
horsepower can be expressed in terms of field current IF) and
base speed (BSPD) using equation (1) in the introduction.
(8) HOP. - K (IF)(IA)(BSPD)
where IA is equal to armature current.
In the constant horsepower range, horsepower can also be
expressed in terms of a motor speed higher than the base speed
(MSPD) and a reduced field current (IF').
(9) HOP. K(IF')(I~)(MSPD)
By equating the right sides ox equations (8) and (9) and
rearranging terms, the following expression for IF' is provided.
--10--
(10) IF' = IF(M(5~p~D~
Where the motor speed (MSPD) is greater than the base speed
(BSPD) it will be apparent from equation (10~ that the field
current should be reduced. The field current is reduced by
operation of the circuit 37 in Fig. 4 in which the field current
reference (If REV) signal is reduced in proportion to ratio of
base speed to motor speed. As seen in Fig. 4, this circuit 37
includes an analog multiplier/divider integrated circuit 45 such
as an ARC 4200 Analog Multiplier/Divider Circuit offered by Ray-
then. The integrated circuit 45, as connected in Fig. I gene-
rates a negative output current It, which responds to input
currents If, It and It according to the following relationship:
(11) It = (If) It
As seen in Fig. 4, the BSPD signal and the MSPD signal are
used to generate input currents If and It to "pin 8" and "pin 5",
respectively on the analog multiplier/divider circuit 45. The
current It is proportional to the BSPD signal. The current It is
also proportional to the BSPD signal when the MSPD signal is less
than the BSPD signal. The current It becomes greater than the
current If when the MSPD signal becomes greater than the BSPD
signal.
The circuitry for providing this result includes a resistor
46 which connects the BSPD signal input to the "pin 8" input on
the analog multiplier/divider circuit 45. The base speed refer-
once (BSPD) signal is provided key a voltage divider in which a
pull-up resistor 47 in the field weakening circuit 37 is connected
between the base speed input and a positive voltage source TV
The base speed reference (BSPD) signal can therefore ye selected
by choosing a resistor as the base speed input device 38. The
resistor I is connected between the base speed reference (BSPD)
line and ground to provide a base speed reference (BSPD) signal
of the desired DC level.
The BSPD input is also connected to a non-inverting (+)
input on a first operational amplifier 48. The output of this
amplifier 48 is connected through a diode 49 to its inverting (-)
input and through resistor 50 to the "pin 5" input on the analog
multiplier/divider circuit 45. A second operational amplifier 51
receives the MSPD signal at its non-inverting (+) input. The
inverting (-) input on this amplifier 51 is connected to the
cathode of the diode 49. Another diode 52 is connected between
the output of the second operational amplifier 51 and the junction
I connecting its inverting (-) input to the resistor 50.
The two amplifiers 48 and 51 respond to the BSPD signal and
the MSPD signal as follows. The first operational amplifier 48
generates a positive output signal which is coupled through the
diode 49 and through the resistor 50 to generate the It current
when the MSPD signal is less than or equal to the BSPD signal.
The positive output signal from the first amplifier 48 is fed to
the inverting (-) input on the second amplifier 51, and since
this signal is greater than the MSPD signal, the output of the
second amplifier 51 will be driven to negative saturation. The
diode 52, however block negative current flow. Therefore, the
second amplifier 51 is not effective to control the It current
through resistor 50. The resistors 46 and 50 have the same value
so that with the first amplifier 48 controlling the It current,
the magnitude of the It current will equal the magnitude of the
.
-12-
If current. Referring to equation (if) above it will be seen
that It output current should then be equal to the It biasing
current.
The current It will become greater than the current It when
the magnitude of the MSPD signal becomes greater than the mahogany-
tune of the BSPD signal. When this occurs, -the second amplifier
51 will have a greater positive voltage at its non-inverting (+3
input than at its inverting (-) input. A positive signal will be
generated at the output of the second amplifier 51 and coupled
lo through the diode 52 and the resistor 50 to generate a current It
that is greater than the current Il. The signal at the cathode
of the diode 52 will also ye coupled to the inverting (-) input
on the first amplifier 48, to drive its output to negative Saturn-
lion. The negative output signal will be blocked, however, by
the diode 49, and thus the first amplifier 48 will no longer
control the current It through the resistor 50. The second
amplifier 51 then controls the It current in proportion to -the
MSPD signal.
The 12 and It currents are established by biasing circuitry
and a third operational amplifier 53 connected to the "pin I"
output of the analog multiplier/divider circuit 45. Thy biasing
circuitry includes a first resistor 54 connected between a post-
live voltage source (TV) and the "pin l" input of the analog
multiplier/divider circuit 45. A second resistor 55 is connected
between this positive voltage source (TV) and a connection between
the "pin 4" output of the multiplier/divider circuit 45 and the
inverting (-3 on the output amplifier 53. The non inverting (+)
input of the amplifier 53 is connected to a junction between two
resistors 58 and 59 which divide the voltage from a positive
voltage source (+Vj to provide a biasing signal of ~2.0 DC volts
at the non-inverting input. The IF REV signal from the output of
-13-
us
the amplifier 53 is set for +2.0 DC volts when the motor is
running at base speed or below, so for this condition the voltage
at the inverting (-) input must also be ~2.0 DC volts. It is
also known that when the motor is operating at base speed or
below the currents If and It will be equal, and therefore, equal
lion (11) shows that the It and It currents will then be equal.
The value of the resistor 55 is selected for of a voltage drop
that provides a +2.0 DC volt signal at the inverting (-) input of
the amplifier 53 and an It current equal to the It current. The
inverting (-) input of the amplifier 53 provides nearly an inane-
tie impedance so that current diverted into it can be considered
negligible.
The output of the amplifier 53 is also connected through two
resistors 56 and 57 back to the inverting (-) input. When the
motor is operating at base speed or below, a ~2.0 DC voltage
appears at both the inverting (-) input and output of the amply-
lien, so that no current is conducted through resistors 56 and
57. When operating above the base speed, the current It will be
reduced by an amount of current that i 9 conducted through nests-
ions 56 and 57. This flow of current will produce a voltage drop that reduces the +2.0 DC volt signal at the output of the amply-
lien 53.
Referring to Fig. 7, the response of the field current
reference (IF REV) voltage to thy speed of the motor is isles
treated as a function of the ratio of actual motor speed (MSPD) to
base speed (BSPD~. There it is seen that the IF REV signal will
remain at 2.0 volts when the motor is operated below base speed.
Above the base speed, the IF REV signal decreases in inverse
proportion to the increase in motor speed up to a speed four
times the base speed. The solid line in Fig. 7 represents an
ideal characteristic. In actual practice it ma be found that it
-14-
~23L~
is desirable to adjust the curve downward to the dashed line to
compensate for the nonlinear behavior of the field current. This
adjustment can be accomplished by adjusting the resistance pro-
voided by resistors 56 and 57 shown in Fig. 4 to "program" the
field weakening circuit 37. This adjustment also allows the
application of the motor device to DC motors with different
operating characteristics.
Referring again to Fig. 1, it will be seen that the decrease
in the IF REV signal will affect the resulting input signal to
the field regulator 31, and this will decrease the level of
current in the field winding 12. A further aspect of the invent
lion is the adjustment of the output of the field regulator 31 in
response to an auxiliary field reference signal (AX IF REV)
signal. This AX IF REV signal is controlled by a counter-EMF
(CEMF) limiting circuit 60. This circuit 60 receives the IA
signal from the armature current feedback loop to measure armature
current. This circuit 60 also receives a magnitude of armature
voltage (MA) signal and an armature voltage polarity (VAT)
signal., these signals being detected by a voltage sensing circuit
61. As explained in the introduction, prior circuits had been
known in which field current was in some marker responsive to a
measured armature voltage, however, these prior circuits did not
compensate for the IT voltage drop, which is necessary for an
evaluation of the counter-EMF of the motor. It is the counter-EMF
rather than the armature voltage that is more directly related to
flux and current in the field. Therefore, the circuits 60 and 61
seen in Fig. 1 have been provided.
Referring now to Fig. 5, the armature voltage sensing circuit
61 of Fig. 1 is comprised of a differential amplifier 62 and an
absolute value circuit 63. Also shown in Fig. 5 is a polarity
-15
sensing circuit 64 which responds to the armature voltage polarity
(VA+) signal to provide a control signal for the CEMF limiting
circuit 60.
The differential amplifier 62 has an inverting (-) input
connected through a resistor 65 to receive an armature voltage
signal (-VA) from the negative side of the armature 11. The
non-in~erting (~) input is connected through one resistor 66 to
ground and through another resistor 67 to receive an armature
voltage signal (EVA) from the positive side of the armature
11. To complete the differential amplifier 62 a resistor 68 is
connected between its inverting (-) input and its output. The
differential amplifier 62 senses the difference between its two
inputs and generates an amplified output signal in response to
this difference. It will be seen by those skilled in the art
that when the armature voltage is positive, a positive signal
will be generated at the output of the differential amplifier 62,
and when the armature voltage is negative (the signal at the -VA
input being positive with respect to the signal at the EVA input),
the output signal from the amplifier 62 will be negative. There-
fore, to develop a signal representing the magnitude of armature voltage, the output of the differential amplifier 62 is coupled
to the absolute value circuit 63.
The absolute value circuit 63 includes two operational
amplifiers 70 and 71, one operating as an invarter and the other
operating as non-inverter for positive signals. The output of
the differential amplifier 62 is connected through resistor 72 to
an inverting (-) input on the first amplifier 70 and through
resistor 73 to a non-inverting (+) input on the second amplifier
71. A capacitor 74 is connected between this input and ground to
filter out ripple in the DC voltage signal The output of the
amplifier 70 is connected through a diode 75 to the input on the
-16-
CEMF limiting circuit 60. The cathode of this diode 75 is also
connected through a resistor 76 to the inverting (-) input on the
amplifier 70. A second diode 77 is connected between the invert-
in (-) input and the output, and a resistor 78 is connected
between the non-inverting (+) input and ground. When the output
signal from the differential amplifier 62 is negative, a positive
MY signal will appear at the output of the amplifier 70 and will
be coupled through the diode 75 to the CEMF limiting circuit 60.
When the signal to the inverting (-) input is positive, the
output of the amplifier 70 will be prevented from going negative
by more than a voltage drop of 0.6 volts across the diode 77.
The other diode US will prevent the output signal from being
coupled to the MA line.
The non-inverting amplifier 71 also has a first diode 79
connected to its output and a second diode I connected from its
inverting (-) input to its output. A resistor 81 is connected
across the cathode of the first diode 79 and the inverting I-)
input of the amplifier 71. another resistor 82 is connected
between the inverting (-) input and ground. When a positive
signal is received at the non-inverting (+) input, a positive
signal is conducted through the output diode 7g and the MA line.
A negative output signal, however, will not appear on the EVA
line due to the operation of the diodes 79 and 80 in the manner
of the diodes 75 and 77. Thus, the CEMF limiting circuit 60
receives a signal proportional to the magnitude of armature
voltage and of positive polarity, even when the polarity of this
voltage is negative. This description of the absolute value
circuit 63 also describes the absolute value circuit 37 in Figs.
1 and 4, which is a circuit providing a positive signal for motor
speed irrespective of the direction of armature rotation.
I
erring again to Fig. 5, the output of the differential
amplifier 62 is also connected to the polarity sensing circuit
64, which includes a comparator 83 with an inverting (-) input
connected through a resistor 84 to the output of the differential
amplifier 62. This inverting (-) input is also connected through
a capacitor 85 to ground, to filter out AC ripple from the DC
armature voltage signal VOW). The non-inverting (~) input on
the comparator 83 is connected to ground and the output is con-
netted through a resistor 86 to a junction between a pull-up
lo resistor 87 and a control input on an analog switch I The
pull-up resistor 87 is connected to a positive voltage source
(TV). When the output signal from the differential amplifier 62
is positive, the output signal from the comparator I switches to
a logic low level which generates a logic low signal to the
control input on the analog switch I When the output signal
from the differential ampere 62 is negative, the output ox the
comparator 83 is switched to a logic high level, and a logic high
signal is coupled to the control input on the analog switch 88.
The polarity of the armature current (IA) signal can be
inverted through operation of the analog switch 88. The IA
signal is a dual polarity signal which will be positive for
motoring operation and negative for regenerating operation when
the armature is rotating in the forward direction. Similar to
expression (4~-~7) in the introduction, the following expressions
for the motoring mode and the regenerating mode can be used to
relate armature voltage (MA), counter-EMF (CEMF) and armature
current IA.
(12) CEMF = MA - (IRE) (motoring
(13) CEMF = MA + (IRE) (regenerating)
Vender "no-load" conditions IA is zero and these equations
reduce to
(14) CEMF = MA (at no-load)
The voltage rating for DC motors is generally given for both
no-load and full-load conditions. For example, a DC motor rated
at 220v/240v is rated at 220 volts maximum armature voltage with
no load and at 240 volts maximum armature voltage when driving a
full load. By referring to equation (14) above, it will be seen
that the no-load voltage rating of 220 volts also defines the
rated counter~EMF.
Referring to Fig. 5, a no-load armature voltage or maximum
CEMF rating is represented by a DC reference signal coupled
through a CEMF input on the CEMF limiting circuit 60. This is a
negative DC signal that is coupled to a summing junction I
associated with a voltage-regulating amplifier 90. The other
signal received at the summing junction 89 represents the IT
lo voltage drop in equations (12) and (13) above. To generate the
IT voltage drop signal, the IA signal from the armature feedback
loop is coupled to a second input on the CEMF limiting circuit 60.
Referring to Fig. Ahab, it will be seen that armature
current (IA) slows in one direction when the motor is motoring in
the forward (clockwise) direction (Fig. pa) and that armature
current (IA) flows in the reverse direction when the motor is
regenerating in the forward (clockwise) direction (Ego. 6b~.
Armature current VIA) also flows in the reverse direction when
the motor is motoring in the reverse (counterclockwise) direction
(Fig. 6c). When the motor is operated in the reverse direction
in the regenerating mode (Fig. Ed), the armature (IA) again flows
in the forward direction as it did in a case shown in Fig. pa.
Next to Figures Audi are the expressions for armature
terminal voltage (VT) in terms of counter-EMF and IT voltage-
drop. for motoring operation the IT voltage drop is algebraically summed with the counter-EMF to obtain the armature terminal
-lug-
so
voltage (VT). because the signs of the counter-EMF and the IT
voltage drop are the same, their magnitudes are added to obtain
the armature terminal voltage. For regenerating operation the IT
voltage drop is also algebraically summed with the counter-EMF to
obtain the armature terminal voltage (VT). Because the summed
quantities have different signs, the It voltage drop is effect
lively subtracted from the CEMF quantity.
In the mode shown in Fig. pa, the IA signal from the inventor
and switches 25 in Fig. 1 will be positive, due to an enabling
signal on the FORWARD enable line. Because the reference signal
at the Of MY output in Fig. 5 is always negative, and because the
IA signal is positive for the case in Fig. pa, they can not be
summed as indicated by the equation associated with Fig. pa.
Therefore, the IA signal is inverted by an inverting/non-inverting
circuit and the inverted signal is scaled to the IT voltage drop
before being summed with the negative CEMF reference signal. The
resulting negative signal is then compared with a signal related
to the armature voltage that is sensed by the voltage sensing
circuit 61 in Fig. 1.
The polarity of the IA signal for motoring and regenerating
is different for forward rotation than for reverse rotation. It
will be seen that the IA must be inverted for the cases shown in
Figs. pa and 6b, due to the negative CEMF reference signal used
in Fig. 5, but need not be inverted for the cases shown in Figs.
6c and Ed. The inverting or non-inverting of the IA signal
corresponds to the polarity of the armature voltage polarity
signal (VA+). When the armature voltage is positive (VA+), the
case in either Fig pa or 6b is present, and the IA signal is
inverted. When the polarity of the armature voltage is negative
I (VA-), the case in either Fig. 6c or Ed is present, and the IA
-20-
I
signal is not inverted in generating a signal proportional to the
IT voltage drop.
The IA signal is therefore coupled to the inverting/non-
inverting circuit in Fig. 5, which includes an amplifier 91 with
an inverting I-) input connected through one resistor 92 and with
a non-inverting (+) input connected through a parallel resistor
93 to the IA signal input. The inverting (-) input is also
connected through another resistor 94 to the output of the amply-
lien 91. The output of the amplifier 91 is connected through
another resistor 95 to an ARC circuit including a shunt capacitor
96 and another resistor 97 in series with the output resistor 95.
the non-inverting (+) input of the amplifier 91 is connected
through the analog switch 88 to ground so that when the switch is
closed the non-inverting (+) input will be at ground potential.
The values of the resistors 92, 93 and 94 connected to the amply-
lien 91 are equal and the gain of the amplifier network is 1:1.
With the switch 88 closed the signal at the non-inverting (+)
input is pulled down to zero volts and the amplifier go becomes
biased to invert the It signal. With the switch open there will
not be any current slow through the resistors 92, 93 and 94, and
the potential at the output of the amplifier 91 will be the same
as the potential provided by the IA signal. To summarize then,
when the armature voltage is positive, the switch 88 is closed to
invert the IA signal. When the armature voltage is negative, the
switch 88 remains open to couple a non-inverted IA signal to the
ARC network.
The ARC network includes a capacitor 96, and a resistor 97
with a value selected to generate a signal proportional to the IT
voltage drop in the armature 11. When negative, this signal will
- 30 be added at junction 89 to the CEMF reference signal, and when
I
positive, this signal will be subtracted from the CEMF reference
signal to provide an armature voltage reference signal.
When the MA signal exceeds the sum of the CEMF reference
signal and signal proportional to IT voltage drop, an auxiliary
field current reference (AX IF REV) voltage will be generated at
the output of the amplifier 90. The auxiliary field current
voltage (AX IF OF will be negative, and because it is algebraic
gaily summed with the positive field current reference tip REV)
signal it will reduce the total reference signal into the summing
input 32 seen in Fig. 1.
The other signal received at the summing input 32 is the
field current feedback (IFFY) signal. This signal is algebraic
gaily summed with the total reference signal and if there is a
difference, a field current error (IRE) signal is generated to
the field regulator 31 to adjust the field firing angle command
(FAKE) signal.
When the total reference signal into summing junction 32 is
reduced there will be a change in the field current error (IRE)
signal to cause an adjustment in the field firing angle command
(FAKE) signal that will reduce the field current in the field
winding 12. The reduction in field current will reduce flux in
the field, which also reduces the counter~EMF generated by the
motor. This, in turn, will reduce the armature voltage, which
will be sensed through a reduction in the magnitude of the MA
signal. The armature voltage will be reduced until a signal
responsive to actual armature voltage is matched or exceeded by
the armature voltage reference signal.
To compare the MA signal with the reference signal from
junction 89, the MA signal is coupled through a resistor 98 to a
junction with the inverting (-) input on the amplifier 90. Two
ARC networks are coupled in series across this resistor 98. The
-22-
~9L5~
first ARC network includes a series resistor 99 and a shunt keeps-
ion 100 operating as a filter. The second ARC network includes a
capacitor 101 and resistor 102 in series with the resistor 99.
This second ARC network generates a derivative signal to boost the
MA signal which is summed at the inverting input (-) on the
amplifier 90. The derivative signal is added to the MA signal
in anticipation of reaching the counter-EMF limit to prevent
temporary excursions above the limit. Thus modified, the MA
signal is compared with the maximum armature voltage reference
lo signal that was adjusted for the IT voltage drop.
Where there is a net positive signal at the inverting (-)
input of the amplifier 90, a negative signal is generated at the
output of the amplifier 90. This negative signal is coupled
-through a diode 106 to the summing junction 32 in Fig. l. A
resistor 10~ and a capacitor 105 are connected from the diode 106
to the inverting (-) input to control the response of the amply-
lien 90 to the signals it receives at its inverting (-) input. A
second diode 103 is connected from the output of the amplifier 90
to the inverting (-) input, but it does not conduct with the
output negative and the inverting (-) input positive.
Where there is a net negative signal at the inverting (-3
input (the MA signal as modified being less than the signal from
junction 89), the output becomes slightly positive, but the first
diode 106 blocks the signal. The diode 103 connected from the
output of the amplifier 90 to the inverting (-) input prevents
the output of the amplifier 90 from going positive by more than
0.6 volts. The CEMF limiting circuit 60 will therefore generate
either a negative auxiliary field current reference (AX IF REV)
voltage or it will generate a zero voltage.
Referring again to jig. 1, Kit should now be understood that
the invention has provided two separate circuits for reducing
field current. The first is the field weakening circuit 37 which
-23-
I
is responsive to speed feedback. The second is the CEMF limiting
circuit 60 which is responsive to armature voltage and current for
detecting excessive counter-EMF, which can be reduced by reducing
field current.
The integrated circuits that can be used in constructing the
circuits illustrated in Figs. 4 and 5 are as follows:
Reference No. Components Description
48, 51, 53 operational LO 348 operational
62, 70, 71 amplifiers amplifiers menu-
90, 91 lectured by National
Semiconductor Corp.
multiplier/ ARC 4200 analog
divider multiplier/divider
circuit manufac-
by Raytheon
83 comparator LO 339 comparator
by National Semi-
doctor Corp.
88 analog switch DUG 211 analog
switch manufac-
lured by Signet
tics Corp.
It will be obvious to those squealed in the art that certain
modifications might be made in the details of the above-described
circuits without departing from the principles of the invention.
So, to apprise the public of the scope of the invention the
following claims are made.
-24-
