Note: Descriptions are shown in the official language in which they were submitted.
~223(~
This invention relates to a data recovery circuit use-
fur in magnetic data recording systems which employ doublet
pulses to at least partially encode data.
In data recording and transmission a multitude of
improvements in all areas of the technology have contributed
to drastic reductions in the cost of recording or transmitting
an individual bit. among the areas providing this contribution
is that related to the encoding and decoding of the data involved.
Inhere have been a number of coding techniques developed -that have
progressively reduced the number of flux reversals or signal
changes necessary for each information bit involved. The probe
let has always been complicated by the fact that the data itself
must contain enough clock information so that the feedback or
receiving circuitry can synchronize with the data being read
back or received in the face of noise and gradual frequency van-
rations in the data. In these codes, individual flux reversals
or signal changes create a continuous output signal, with the
information content present in the time of individual reversals.
--1--
3064
One of the most efficient ways of encoding such data is
known as ternary encoding, which is characterized by two classes
of signal elements, singlet pulses and doublet pulses. It is
convenient to consider the frequency of the data clock for tern-
cry encoding as being established by a single cell time. A
singlet pulse is generated by a single, relatively isolated,
flux or signal transition occupying at least 3 cell times, the
polarity of each singlet pulse on feedback being opposite that
of the previous singlet. The polarity of a singlet pulse is
established by the direction in the medium or channel of the
flux reversal or signal change, which generates the singlet pulse
during feedback. A doublet pulse comprises 2 flux reversals of
opposite polarity spaced 1 cell time apart, whose mutual inter-
furriness create a pulse of at least 4 cell times and create 2
closely spaced peaks of opposite polarity with a zero crossing
transition between them. For purposes of synchronizing these
pulses in the clock in the feedback circuitry, a singlet pulse is
considered to occur in the middle of the 3 pulses which it
occupies, while a doublet is considered to occur at the zero
crossing between the 2 opposite polarity peaks which form it.
Because each doublet is formed of 2 flux reversals of opposite
direction, it is clear that the flux reversals for successive
singlets are of opposite polarity regardless of the number of
doublets interposed between them.
Although the original flux reversals during writing
which create the pulses on feedback are nominally of the same
strength, the greater spacing between each singlet and adjacent
pulses than between half-cycles of a doublet causes each singlet
on feedback to have substantially greater duration and
~2~0~i4
1 magnitude than a doublet half-cycle. This makes reliable
3 detection of a singlet much easier Han detection of a doublet
4 Noise and pulse crowding can cause doublets to ye
5 improperly detected. A known way of screening out some of the
6 false zero crossings created by noise is, during signal
7 processing, to compare the slope of the transition portion of a
8 doublet between the peaks, with the polarity of the most recent
singlet. One can see that the polarity of this slope and the
10 most recent singlet should be the same. It is possible,
11 however, that noise in the feedback signal can occasionally
cause data to be read back falsely with compatible slope
13 polarity, and hence produce errors.
14
It should be understood that many types of ternary codes
16 can be devised, all having a different relationship with
17 respect to the sequence of singlet and doublet pulses and the
18 spacing between them. In fact, a typical ternary code may
19 permit as many as 8 cell times between the actual time of
20 arrival of 2 adjacent pulses, singlet or doublet. It is
particularly during these gaps that noise can intrude to cause
22 the feedback errors mentioned.
23
24 It should also be understood that other types of data
25 encoding may employ doublets. For example, vertical recording
techniques use only doublet pulses to carry information, making
27 reliable detection of these pulses even more critical.
28
29 As to prior art, US. Patent No. 3,631,263 (Graham et
30 at.) discloses apparatus which is related to the invention to
31
32
;~23064
be disclosed, but which solves a somewhat different problem. In
the Graham et at. patent, peak detection in combination with peak-
to-peak voltage transition discrimination is used to reject noise
having relatively small peak-to-peak transitions.
BRIEF DESCRIPTION OF THE INVENTION
I confirm that many errors are caused by such low
amplitude noise wave forms with relatively steep transitions
between positive and negative peaks. The slope of these transit
lions is frequently similar to that of a legitimate doublet.
However, in the encoding schemes discussed above, noise which
may mimic a doublet may also have peaks whose amplitudes are
similar to that of a true doublet, but wherein the transition
time between these peaks is relatively long. The invention to
be described herein employs circuitry which not only rejects low
amplitude noise with steep wave fronts, but also rejects high
amplitude noise with a more sloping transition between the peaks.
In addition, the circuitry is designed such that it uses a
substantial percentage of the transitions between peaks in
determining slope and amplitude, thereby still further reducing
sensitivity to noise. All this is accomplished by proper select
lion of the individual functional elements of the detector
circuitry.
In the invention to be described, an equalized data
signal is supplied to a differentiator which provides a signal
having a waveform following, with a predetermined inherent delay
time, the time derivative ox the equalized data signal. by
"equalized data signal" is meant one whose pulses have been
12;~3064
1 narrowed and made more symln~tric.) First comparator means
2 receive the differentiator output and provide as an output a
3 logic level signal which as first, second and third
4 instantaneous states inadequately that the differentiator signal
is respectively less than within or greater than a first
6 predetermined signal range whose minimum corresponds to an
7 equalized data signal slope smaller (i.e. steeper) than a first
8 predetermined negative slope, and whose maximum corresponds to
9 a slope greater (steeper) than a second predetermined positive
slope.
11
12 An amplifier also receives the equalized data signal,
13 but with a delay, and supplies an amplified output signal
14 shaving a waveform Elan the equalized data signal and
delayed by a predetermined time therefrom. Since
16 differentiators have the inherent delay in them referred to,
17 this delay is necessary to synchronize the amplifier output
18 with the differentiator output. The delay in the amplifier
19 output is inserted by a delay element receiving the equalized
data signal and supplying the delayed, equalized data signal to
21 the amplifier.
22
23 Analog gate means which receive the amplifier and first
24 comparator means outputs supply an output signal including a
first portion following the amplifier signal while the first
26 comparator means output signal has exclusively its first state
27 and a second portion following the amplifier signal while the
28 first comparator means output signal has exclusively its third
29 state. Each gate means output signal portion is clamped to a
predetermined voltage level otherwise.
31
32
~223064
1 Second comparator Mooney receiving the output of the
2 analog vale means produce responsive thereto a logic level
3 signal having first, second and third instantaneous states,
4 said first state and said towered state of the second comparator
5 means indicating respectively that the first portion and the
6 second portion of the Ann gate means output are outside a
7 second predetermined signal range. The second state of the
8 second comparator means indicates that Roth first and second
9 portions of the analog gate means output are within the second
10 predetermined signal range. This second predetermined range
11 substantially corresponds to the minimum excursion of the
12 equalized data signal between points on it (i) having slopes
13 corresponding to the firs and second predetermined slopes and
14 (ii) between peaks of a valid doublet pulse.
16 This circuitry, while the equalized data signal slope
17 exceeds a certain steepness as indicated by the derivative
18 falling below the first signal range minimum or above the first
19 signal range maximum, measures the voltage excursion during
this interval. If it exceeds the minimum which can be expected
21 for a valid doublet for the particular recording system
22 involved, then it can be assumed to be the transition between
23 the peaks of a valid doublet rather than noise. (In toe
24 ternary encoding case, adjacent singlets will be detected as a
valid doublet by this circuit also, but these can easily be
26 identified as singlets and the system caused to ignore this
27 circuit's output.) Use of the components descried above allow
28 the signal measurements described with a minimum of elements
29 required.
31
32
:
122306~
1 Accordingly, a first purpose of this invention is to
2 reject potential doublet waveforms whose transition between
3 peaks does not have surf to tent steepness.
A second purpose is to reject potential doublet
6 waveforms whose voltage excursion between points which have at
7 least the required steepness is not Surf iciently great.
9 Yet another purpose is to employ as much of the voltage
transition between peaks as can be reasonably done.
11
12 Yet another purpose is to perform this processing with a
13 minimum number of circuit elements.
14
A further purpose is to allow easy selection or control
16 of the steepness of a valid doublet transition and the minimum
17 permissible voltage change in that transition.
18
19 Other purposes of this invention will become apparent in
the following description.
21
22 BRIEF DESCRIPTION OF TIRE RINKS
23
24 Fig. l is a diagram of a circuit mechanizing the
invention, and formed of functional elements commonly available
26 in off-the-shelf form.
27 I
28¦ Fig. 2 comprises a number of waveforms useful in
291 describing the circuit of Fig. l.
301
3~1
321
~2306Æ
DESCRIPTION OF THE PREFERRED EMBODIMENT
Turning first to Fig. 1, equalized data was defined
above) is applied to an input terminal 10. A differentiator 11
receives it and produces an output having a true, or normal, value
on signal path 12 and a value on signal path 13 inverted with
respect to, and synchronized with, the signal on path 12. The
signal on path 12 is a waveform which follows the time derivative
of the equalized data. That is, it crosses zero (or a predator-
mined baseline) at peaks of the equalized data, and reaches
maximums and minimums, respectively, as the slope of the equal-
iced data signal is respectively greatest, i.e. most positive,
and least, i.e. most negative.
Turning to Fig. 2, equalized data is shown by waveform
50, labeled AMP. OUT. To aid in the description of various
portions of this waveform, individual cell times have been
numbered, starting with 0 and running up to 35. References to
portions of each waveform will be in terms of the number
assigned to the individual cell time, and individual references
to an interval of several adjoining cell times will always be
inclusive, i.e. the interval mentioned will run from the first
mentioned cell time number to the last. As indicated in waveform
50, an individual cell time has a 22 no. duration in a preferred
system for which this circuit has been proposed.
To simplify understanding of the waveforms in Fig. 2,
the equalized data signal applied to terminal 10 is shown as time
delayed. Waveform 50 is, in fact, identical to the signal at
terminal 10 but delayed with respect to it by delay element
1223064
19 and amplifier 20. Waveform 50 reproduces the signal on path
21. Delay element 19 preferably has the delay interval inhere
en in differentiator 11. More precisely it should produce a
delay equal to the difference between the differentiator 11
delay plus the first (or second) comparator 15 delay less the
amplifier 20 delay. The signal issuing from delay element 19
is applied to the input of amplifier 20. The output of amplifier
20 (waveform 50) is therefore delayed with respect to the equal-
iced data signal at terminal 10. Thus, the signal output from
amplifier 20 on signal path 21 is substantially synchronized with
the derivative signal shown as waveform 52 labeled DUFF. (and
all other waveforms in Fig. 2 as well) and carried on path 12.
The true and inverted outputs of differentiator 11 are
applied on paths 12 and 13 to the plus input terminals of first
and second comparators 15 and 16, respectively. Comparators 15
and 16 (and third and fourth comparators 27 and 28, respectively
also) are standard circuit elements having inputs conventionally
labeled with plus and minus signs. When the voltage at a
comparator plus input terminal exceeds that at its minus input
terminal, a high logic level is produced at its output terminal,
connected to path 17 in the case of first comparator 15. When
the voltage level at a comparator plus input terminal is less
than that at the associated minus input terminal, then a logic
low level is produced at its output.
A constant voltage Al, a small negative value in the
circuit of Fig. 1, is applied to the minus input terminals of
first and second comparators 15 and 16. Voltage Al is
~2Z306~
selected to correspond to an equalized data signal slope greater
than a predetermined negative slope insofar as it is applied
to the minus input terminal of the first comparator 15, for
comparator 15 carries the derivative value involved with
processing portions of the equalized data waveform having
negative slopes. Al voltage line 54 negatively displaced from
the baseline represents the relationship of the true derivative
signal on path 12 to Al. Similarly, voltage Al, as applied to
the minus input terminal of second comparator 16, corresponds
to an equalized data signal slope which is greater, i.e., more
positive, than a first predetermined positive slope, since
second comparator 16 is involved with processing equalized data
signal transitions having positive slopes. This seemingly con-
fusing situation results from the fact that second comparator
16 receives an inverted derivative signal from differentiator 11.
A similar predetermined voltage of identical magnitude is shown
as Al+ voltage line 53 but having a positive displacement from
the baseline. (It is easiest to illustrate the operation of
second comparator 16 and the inverted differential on signal path
13 by simply assuming the reference voltage Al has a positive
value and performing the analysis of the second comparator's
operation on that basis, as shown in waveform 52.)
Referring to Fig. 2, the pulses in waveform 50 occurring
in cell times 0-4 and 5-7 are both singlet pulses, shown simply
for purposes of comparison. Singlet pulses are substantially
larger than doublet pulses, as mentioned earlier.
-- 10 --
1223064
1 The two pulses which extend from the last half of cell
2 time 8 through the first half of cell time 12 comprise the
3 first doublet, and for purposes of this analysis form a valid
4 doublet. The peak-to-pea~. transition occupying all of cell 10
5 is therefore the first valid doublet transition. AS can be
6 seen, this transition has a negative slope. True derivative
7 waveform 52 on path 12 a~cordinyly shows a negative peak
8 coinciding with this time. Voltage Al (having a small
9 negative value) applied my terminal 14 to minus input terminal
10 of first comparator 15 an shown by constant voltage line 54,
11 causes the output of first comparator 15 to change from a logic
12 high to a logic low level around cell lows start because plus
13 input terminal of comparator 15 has become more negative than
14 Al at this time, as shown in sty COUP. waveform 55. By way
15 of further explanation, the positive-going voltage transition
16 passing through cell 12 is applied in an inverted form via
17 signal path 13 to the positive input terminal of second
18 comparator 16, and hence causes the plus input terminal of
19 second comparator 16 to fall below the voltage at its minus
20 input terminal connected to predetermined reference voltage
21 Ye at approximately the star of cell 12. At this instant,
22 the logic level output in second comparator (Ed COUP.) waveform
23 56 on path 18 changes from a logic high level to low. Thus, a
24 first predetermined signal range for the time derivative signal
25 waveform 52 is in effect created by this arrangement running
26 from -Al to Al or -.1 v. to +.1 v. for the preferred
27 circuit. A first state of comparators 15 and 16 output is
28 defined as waveforms 55 and 56 having low and high logic level
respectively. A third state comprises waveforms 55 and I
30 having high and low logic levels respectively, and a suckled
31 state exists when both waveforms 55 all 56 are high.
32
Sue
The output of first comparator 15 and second comparator
16 are carried by signal paths 17 and 18, respectively, to the
control terminals of first clamp 23 and second clamp 24. The
input terminals of first and second clamps 23 and 24, respect-
lively, receive the true delayed equalized data signal waveform
50 on signal path 21 and an inverted delayed and equalized data
signal waveform 50 on path 22 synchronous with the signal on
path 21. First and second clamps 23 and 24 function in con-
gent as an analog gate means which provide output on paths 25
and 26, respectively, which is clamped (hence the name) to a
characteristic clamp voltage level (+1.25 v. in one preferred
embodiment) when the control voltage on the terminals attached
to paths 17 and 18, respectively, is the high logic level, and
follows the input voltage change on path 21 or 22 when the volt
tare on the control terminal involved is the low logic level.
For example, considering again the waveform 50 transition
passing through cell 10, the first comparator 15 output shown
in waveform 55 has a low logic level (first state for comparator
15 and 16 output) and the sty CLAMP waveform 57 for first clamp
23 output during cell 10 follows the voltage transition for
waveform 50, ramping downwardly until the derivative on signal
path 12 becomes more positive than reference voltage level
Al, whereupon the output of first clamp 23 is pulled up to the
characteristic clamp voltage level. Similarly, for the trays-
it ion passing through cell 12, the plus input terminal of second
comparator 16 becomes more negative than its corresponding minus
input terminal, so that the corresponding low logic level in
waveform 56 of second comparator 16 (third state for comparators
15 and 16 output) allows second clamp 24 output Oil path 26 to
follow the change
~2230~4
1 in the inverted equalize (aye signal on path 22 during this
2 interval, as Sloan by ill corresponding portion of Ed CLAMP
3 waveform 59. Thus, one can see that either one or the other of
4 clamps 23 and 24 are unclamped, or both are clamped, for the
5 simple reason that a waveform cannot have negative and positive
6 slopes at the same time.
8 The outputs of first and second cleanups 23 and 24 are
9 respectively applied on signal paths 25 and 26 to the plus
input terminals of third and fourth comparators 27 and 28.
11 Minus input terminals of third and fourth comparators 27 and 28
12 receive from terminal 33 a second reference voltage V2. For
13 analyzing the operation ox third and fourth comparators 27 and
14 pa, reference voltage V2 is shown as V2 voltage lines US
15 and 60 in the waveforms 57 and 59 for first and second clamps
16 23 and 24, respectively. or clamps of the type described,
17 which clamp to a +1.25 v. level, it is preferable to use a
18 second reference voltage TV equal 0 v. Thus, a l.25 v.
19 excursion in the output of eater first clamp 23 or second
clamp 24 is necessary for waveform I or 59 to cross (in the
21 negative direction) its corresponding reference voltage V2.
22 Thus, a second predetermined signal range is created running
23 from V2 to above the characteristic clamp voltage. If the
24 voltage change grated by either clamp 23 or 24 swings below this
second predetermined range, the associated comparator 27 or 28
26 will respond.
27
28 Recalling that third and fourth comparators 27 and 28
29 function identically to first and second comparators lo and lo,
therefore when either waveorlll 57 or 59 is more positive than
31
32
~223064
1 reference voltage V2, the output of third comparator 27 or
2 fourth comparator 28 is a Leigh logic level. Considering again
3 the voltage transition through cell lo of waveform 50, once the
4 voltage from first clamp 3 on signal path 25 falls below
5 voltage V2, then the corresponding output of third comparator
6 27 shown in Ed COUP. waveform 61, changes from a high logic
7 level to a low logic level end maintains a low level for the
8 time interval during which this voltage relationship at the
9 input terminals of third comparator 27 exists. Similarly, when
10 the signal on path 26 from second clamp 24 as Stalin in waveform
11 59 falls below voltage V2 in cell 12 and adjacent to it,
12 output of fourth comparator 28 becomes a low logic level during
13 this interval and producing the corresponding pulse shown in
14 Thea COUP. waveform 62. Therefore, the output from third and
15 fourth comparators 27 and 28 have essentially three different
16 states in combination, a first state when the logic level of
17 waveform 61 is low and waveform 62 is high, a second value when
18 both are high logic levels, and a third when the waveform 61
19 logic level is high and waveform 62 is a low logic level. In
20 essence, third and fourth comparators 27 and 28 produce high
21 logic voltage levels while their respective clamp output
22 voltages are nearer to the characteristic clamp voltage than is
23 V2, and a low logic level otherwise. The output signals from
24 comparators 27 and 28 therefore contain sufficient information
25 to identify individual portions of the equalized data signal as
26 constituting valid doublets. This is the doublet
27 identification signal desired.
28
29 }resolver 31 receives the output of third aloud fourth
30 comparators 27 end I 011 signal paths 2g and 30, respectively,
31
32
1223064
1 and a waveform indicating the singlet polarity shown by
2 waveform 51. For the example shown, since the latest singlet
3 preceding the voltage transition in the equalized data signal
r at cell 12 it negative, ~lerefore only doublet peak-to-peak
transitions having a negative slope are valid. Therefore, the
6 doublet identifier signet produced by resolver 31 at terminal
7 32 and shown as DOUBT IDES. waveform 63 in Fig. 2, has a
8 correspondillg pulse at cell 10. The transition from a negative
9 to positive peak passing through cell 12 has a positive slope
10 and therefore, is opposite that of the latest singlet pulse.
11 Therefore, resolver 31 does not produce a pulse corresponding
12 to the low pulse at cell 12 in waveform 62.
13
14 To illustrate how this circuit rejects high frequency,
15 low amplitude noise, consider such noise occupying cells 23 and
16 24. Waveform 50 at the beginning of cell 24 has a slope for
17 which waveform 52 exceeds Al, and hence a corresponding low
13 logic level pulse is shown in waveform 56. however, the
19 voltage swing in waveform 50 during the time that waveform 52
20 exceeds Al is so small that waveform 59 never falls below
21 voltage V2, i.e., outside of the second predetermined range.
22 Accordingly, the fourth comparator I output shown in waveform
23 61 does not change from a high to a low logic level in this
24 interval. Therefore, doublet identifier waveform 63 does not
25 produce a doublet-indicating pulse.
26
27 The portion of waveform So occupying cells 26 to 32
I illustrate the capability of this circuit to deal with and
29 reject high amplitude low frequency noise. The peak-to-peak
30 transition in waveform 50 oaken cells 26 to 32 has a
32
~223064
voltage excursion sufficient to appear to be a valid doublet.
Furthermore, its slope, positive, corresponds to the polarity
of the most recent singlet, which occurred during cells 16 to
18. However, the slope, as shown in waveform 52, never becomes
great enough to reach voltage Al; hence, second comparator 16
does not enable second clamp 24 to gate this transition to
fourth comparator 28. Accordingly, no corresponding pulse is
produced by fourth comparator 28, and the doublet identifier
waveform 63 contains no pulse signifying occurrence of a doublet
during this interval.
As a further illustration, considering the voltage
transition occupying cell 33. This transition also has
sufficient negative slope to cause first comparator 15 to enable
first clamp 23. However, the voltage transition in waveform 50
is insufficient to cause waveform 57 to fall below voltage V2,
and, therefore, this transition is removed from further consider-
anion as a valid doublet transition. A similar analysis can be
made for the transition occupying the major portion of cell 35.
Unlike that occupying cell 33, the slope of this transition is
of the same polarity as the most recent singlet (cell 17) and
hence, if the level of second clamp 24 output as shown in wave-
form 59, fell below voltage V2, a valid doublet would be India
acted as having occurred. However, in this case, the small
voltage swing between the peak occurring in cell 34 and that
occurring in cell 35 is not sufficient to trigger a low logic
level from fourth comparator 28.
- 16 -
~;~23064
1 One should realize that many different relationships
2 between the characteristic voltage levels for the components
3 involved are possible. FOX certain off-the-shelf devices now
4 available and incorporated in the circuit just described, these
5 voltage levels neatly complement each other, as shown.
7 Having thus described the operation of a device
8 embodying my invention, my desire to protect same by letters
ED p Kent is embodied in the following claims:
14
16
18
19
21
22
24
26
27
28
29
31
- 17 -
