Note: Descriptions are shown in the official language in which they were submitted.
~5~
PHB 33.107 1 13.05.1985
Battery economising circuit.
The present invention rela-tes to a battery
economising circuit having particular, but not exclusive,
application to battery po~ered e~uipment such as paging
receivers and portable transceivers.
Many known bat-tery economising circuits are
based on the principle of disconnec-ting an operating
circuit, for e~ample an audio stage of a radio receiver,
from a battery supply. Frequently a transistor opera-ting
in a common emitter mode i9 used as a switch ~or carrying
the connection and disconnection of an operating circuit
to and from a battery. A drawback to such an arrangement
is that the voltage drop across the transistor iq estimated
to reduce the useful battery life by ~ in certain appli-
cations and the base current drawn when the transistor is
in its ON state is estimated to reduce the useful battery
life by a further 2~. Accordingly in certain situations
the battery economising circuit may consume nearly as much
current as is saved by applying battery economising to the
operating circuit.
It is an object of the present invantion to reduce
significantly the current consumed by a battery economising
circuit.
According to the present invention there is pro-
vided a battery economising circuit comprising a current
reference circuit which determines entirely the current
consumed by an operating circuit, the current reference
circuit being of an opposed current mirror type, and a
control circuit coupled to a point or points in the current
reference circuit from which current can be extracted, said
control circuit in respon~e to an OFF signal diverting a
portion of the current in the reference circuit 90 that
it is unable to sustain i-ts normal ON-~ta-te current and in
response thereto as~umes its OFF state thereby cau~ing the
: -
3~
PHB 33.107 2 13.05.1985
operating circuit and the con-trol circui-t not to draw
curron-t.
If desired -the battery economising circuit made
in accordance with the present invention may further include
means for injecting current into the reference circui-t in
response -to an ON signal to ensure a rapid transition to
an ON state.
By using an opposed current mirror type of re-
ference circuit the bat-tery i9 contiIluou9ly connected -to
-the opera-ting circui-t until removed for recharging or repla-
cement thus avolding current losses in a 4emiconductor
swi-tch. The amount of current consumed in switching -on
or -off the current supplied to the operating circuit is
almost negligible. Addi-tionally the turn-off and turn-on
times are so short that as far as speech are concerned,
they can be regarded as instantaneous.
In one embodiment of the present invention the
control circuit comprises a junction transistor to the
base circuit of which a control signal is applied. An ad-
vantage of using a junc-tion transistor for this purpose
is tha-t the control signals are well-defined and can be
made compatible with voltages used in logic circuitry which
may for example be used for obtaining timing signals for
switching on and off a receiver such as a paging receiver.
In another embodiment of the present invention1
the control circuit comprises first and second transistors
of -the same conductivity type connected as a long tailed
pair with their emitters interconnected. The collector of
the first transls-tor and the interconnected emitters are
connected into a curren-t path between the opposed current
mirrors. The collector of the second transistor i9 coupled
to a voltage supply rail. A con-trol input is connected to
the base of the first transistor and the base of the second
transistor is connected to a reference vol-tage point. In
operation when the voltage at the con-trol input is greater
than the reference voltage then the circuit is in an ON-
state and when -the volta~e i9 below the,reference voltage,
the circuit is in an OFF-state. Thus varying the value of
i93~3
PHB 33.107 3 13.05.1985
the reference vol-tage enables some flexibility to be ob-
tained in the operation of the circuit~
In -the event of there being two or more control
circuits, each one having its associated reference circuit,
then a common signalling bus linking the inputs of the con-
trol circui-ts may be provided.
The present invention will now be described, by
way of example, with reference -to the accompanying dra-
wings wherein,
Figure 1 is a block schematic circuit diagram of
an operating circuit and battery economising circui-t made
in accordance with the presen-t invention,
Figure 2 is a schematic circuit diagram of a
simplified embodiment of the battery economising circuit
made in accordance with the present invention,
Figure 3 is a schematic circuit diagram of a
practical embodiment of the battery economising circuit
made in accordance with the present invention,
Figure 4A to 4D are waveform diagram which he~p
illustrate the operation of the circuit shown in Figure 3,
and
Figures 5 and 6 are schematic circuit diagrams of
two further embodiments of the present invention.
In the drawings the same reference numerals
have beQn used to indicate the corresponding parts.
~ e-ferring to Figure 1 an operating circuit 10
which may comprise a part, say an audio section, of a
radio receiver includes a number of operati-ve portions the
operation of each of which is dependant on a current drawn
by certain -transis-tors 12, 14, 16. The current drawn is re-
gulated by a curren-t reference circuit 18 which sets its
current substantially independen-tly of the terminal vol-tage
of a ba-ttery 20 connected to the circuit 10. The current
reference circuit 18 which is of an opposing current mirror
type has two stable states namely ON when the current is
I and OFF when the current is zero. This -type o-f circui-t is
known Per se from "Integration of Analogue Flectronic Cir-
cuits" by J. Daviclse) published by Academic Pres~ pages 95
~2~i~3~
Pll~ 33.107 ~ l3.05.1985
to 98. With this type of reference circuit it is customary
to warn designers that when it is powered-up in -the normal
way by connecting the battery 20 -the reference circuit may
assume its ~ero current state and not i-ts other intended
stable sta-te.
The state of -the current reference circui-t 18
can be control:Led predictably by connecting a control
circui-t 22 -to a point :in the current reference circuit 18
from which current can be e~tracted. The con-trol circuit 22
in response -to a logic "OFF" signal on its inpu-t 24 diverts
a portion of the current in the reference circui-t 18 causing
it to adopt an OFF~state thereby causing the operating cir-
cuit 10 and the control circuit 22 to take no current. Cur-
rent is drawn by the control circuit 22 only while the re-
ference circuit 18 changes from an ON state to an OFF
state and vice versa. In order to induce the reference cir-
cuit 18 quickly to assume its ON state in which the opera-
ting circui-t 10 draws current, charge is injected by the
control circuit 22.
Although several operating circuits can be asso-
ciated with one current reference circuit 18, if it should
be necessary to provide a second current reference circui-t
18' to control the cur`rent supplied to another operating
circuit 10' then this will have its own control circuit
25 22'. However the control signal inpu-ts 24, 24' can be
in-terconnected by a common signalling bus 26 connected to
a logic circuit (not shown).
Figure 2 shows a simplified current reference
circuit 18 coupled to -the operating circui-t 10 and one em-
bodiment of the con-trol circui-t 22. The circuit 18 com-
prises two opposing current mirror circuits 28, 30. The
circuit 28 comprises two identical PNP transistors 32, 34
whose base electrodes are interconnected. The base and col~
lector electrodes of the transistor 32 are interconnected
so that it operates as a diode. The circuit 30 comprises
two non-identical NPN transistors 36, 38. The letter "n"
as~ociated with the tran~istor 36 indicates that it has n
times the emitter area of the transistor 38 or that there
3~
P~IB 33.107 5 13.05.19~5
are n times -the number of transistors of a type similar to
the transistor 38, The base and colLector electrodes of the
transis-tor 38 are interconnec-ted and connected to the collec_
-tor of the -transis-tor 34. The collector of the transistor 36
is connected to -the collector/base electrodes of the tran-
sistor 32. A resistance R is connected in the emitter circuit
of -the tran~istor 36.
By in-terconnecting the circuits 28, 30 as specified
then a current stable situation existY with the current
gain of the lower circuit 30 being reduced to unity by the
voltage drop, V, across the resistor R.
In this current stable situation
I.R = (kT/q) 1n(n)
~lence the current I is proportional to 1/R and also to
1n(n)~ The current I is dependent on the supply voltage only
by virtue of second order effects which are not included
in the equation. A stable state exists at I_O because the
gain of the transistors falls to zexo at I=O; under -these
conditions, the equation is invalid.
The illustrated control circuit 22 comprises a
single PNP transistor 40 whose emit-ter-collector path is
connected between the base electrodes of the transistors
36, 38 and a voltage rail 42. A low value (a few picofarads)
capacitor 44 is connected between the emitter and base
electrodes of -the transistor 40.
Assuming that the current reference circuit 18
is in an ON state then a reference current I is es-tablished
independen-tly of the supply voltage and the (or each) ope-
rating circuit 10 draws a current I. In -this condition
a voltage of approxima-tely o.6 vol-ts exists between the
emitter of -the transistor 40 and the rail 42. If` the con-
trol signal on the control input 24 goes from high to low
which in the case of ~igure 2 means going negative with
respect to the voltage on the rail 42, then a portion of
the curren-t I is diverted to the emitter circuit of the
transistor 40. As a result of regenerative aotion the
reference circuit 18 is unable to sustain the ON-state
current and very rapidly i-t assumes its OFF sta-te in which
~;6~33~
P~IB 330107 6 13.05.1985
I=O and in consequence the current in the associated opera-
ting circuit 10 goes to zero thereby making it non~operative
and also the current through the emitter-collector path of
the -transistor 40 goes to ~ero.
The por-tion of the current diverted out of the
reference circuit is dependant upon the value of n and in
an exemplary circuit when n=2, the por-tion was 17%.
The value of n is usually kept small to avoicl
excessive noise and if increased a larger portion of the
current mus-t be diverted.
In order to res-tore the operative curren-t to the
operating circuit 10, the control signal on the input 24 is
changed from a low to a high value and any residual charge
on the capacitor 44 and the transistor junctions is injected
in-to the reference circuit 18 so that it switches to i-ts
ON condition. This i9 illustrated in Figure 4C.
The practical circui-t shown in Figure 3 differs
from -the simple circuit of Figure 2 by the base-collector
interconnections of the transistors 32, 38 being replaced
by srni-tter follower transistors 46, 48, respsctively, and
the emitter of the transistor 40 being connected to a
junction 50 of the collector of the transistor 38 and the
base of the transistor 48. The provision of the emitter
follower transistors 46, 48 avoids the accuracy of the
current I being degraded by the operating circùit 10 com-
prising a large number of transistors. Connecting the
emitter of -the transistor 40 -to the junction 50 means that
a vol-tage difference of 1.2V exists between the emitber
and the rail 42. Thi~ has the advantage that the control vol-
tage does not have to go negative -to -turn-off the current
reference circui-t and in consequence the reference circui-t
18 and the control circuit 22 are less likely to be turned-
on by transients on the input 24 but this depends entirely
on the exact level of the control signal during -the "OFF"
condition.
Turning now to Figures 4A to 4D, when the re-
ference circuit is on, the con-trol voltage Vc on the in-
put 24 is high and no current is drawn by the transistor
3~5~
PHB 33.107 7 13.05.1985
40 as its base/emi-tter junction is reversad biased. At
time t1 ,-the control voltage changes to a low value and
in so doing the transistor 40 is forward biased and div0r-ts
current I ~rom the reference circuit 18. Once the circuit
l8 is unable -to sustain its ON-state due to loss o~ current
then it ass~lmes its OFF state in which no current is drawn
by the transistor 40 and the operating circui-t 10. This is
essentially a s-tatic process. The base current Ib (Figure 4B)
drawn by -the transistor 40 when conductive between t1 and
-t2 is typically less -than 1~o of the ON current of the re-
ference circuit.
Conversely when at t3 the control voltage Vc goes
high again, then at a vol-tage between o.6 and 1.2 vol-ts,
any charge on -the capacitor 40 is injected in-to the reference
circuit 1~ causing it to assume its ON state so -that I
substantially instantaneously increases to a high level
a-t t4. The operating circuit 10 draws current again and
becomes operative. This is a dynamic process in that the
current Ic (Figure 4C) ls a function of the rate the con-
trol signal moves.
In the drawing the control circuit 22 comprisesthe PNP transistor 409 however the control circuit 22' may
alternatively be a NPN -transistor 40' whose emitter-col-
lector path is connected in parallel with that o~ the
transistor 32.
The circuits o~ Figures 5 and 6 are alternatives
to each other and work on the principle that a re~erence
voltage Vre~ is applied to -the base electrode of a tran-
sistor 60 of a long tailed pair and -the control voltage
Vc is applied via the control input 24, to -the base elec-
trode o~ the other transistor 62 of the long tailed pair
and is cosnpared with Vre~. Whilst Vc is greater than V
by at least 100 mV the transistor 62 conducts and the
current I is maintained, however when Vre~ is greater than
Vc then the situation is reversed and the current I i8
quickly reduced to zero.
~ eferring more par-ticularly to Figure 5, the
transistors 60, 62 are NPN ones with their commonly connec-
,;~
PHB 33.107 8 13.05.1985
ted emi-t-ters connected in -the collec-tor circuit of the
transistor 36. The collec-tor of the transistor 60 is connec~
ted to the supply rail whilst the collector of the tran-
sistor 62 is connected to a junction 6L~ of the collector
5 of the transis-tor 32 and the base of the transis-tor ~6. The
capacitor 44 is coupled between the control input 2~ and
~he junction 50.
In the case of Figure 6, -the transistors 60, 62
are PNP type and -their arrangement in -the circuit is effec-
-tively the opposite to that as shown in Figure 5 and there-
fore a detailed descrip-tion will be omitted in the interests
of brevity.
The principle of operation of -the circuits shown
in Figures 5 and 6 has already been described and some
fur-ther details will now be given.
When the control input voltage is higher than
Vref, transistor 62 is conductive and the transistor 60
is non-conduc-tive. When the control signal goes from high
to low then the transistor 60 becomes conductive and diverts
the current in the collector emitter paths of the transis-
tors 32 and 62 to the voltage supply rail via the transis-
tor 60. As a result of regenerative action the reference
circuit comprising the opposing current mirror circuits
28, 30 is unable to sustain the ON-state current and very
rapidly assumes its OFF-state in which I - O.
To res-tore the opera-tive current I to an external
circuit (not shown), the control signal Vc is changed from
a low to a high value and in so doing -the transistor 60 is
cu-t-off and the transis-tor 62 becomes fully conductive.
Any residual charge on the capacitor ~ is injected into
the circuit to assist in its switching ON.
Changing the value of Vref alters the level of
the control voltage required to cause the circuits of` Fi-
gures 5 and 6 to change stages between ON and OFF.
