Language selection

Search

Patent 2065474 Summary

Third-party information liability

Some of the information on this Web page has been provided by external sources. The Government of Canada is not responsible for the accuracy, reliability or currency of the information supplied by external sources. Users wishing to rely upon this information should consult directly with the source of the information. Content provided by external sources is not subject to official languages, privacy and accessibility requirements.

Claims and Abstract availability

Any discrepancies in the text and image of the Claims and Abstract are due to differing posting times. Text of the Claims and Abstract are posted:

  • At the time the application is open to public inspection;
  • At the time of issue of the patent (grant).
(12) Patent: (11) CA 2065474
(54) English Title: AUTOMATIC LOSS CONTROL CIRCUIT FOR DIGITAL LOOP TRANSMISSION SYSTEM
(54) French Title: CIRCUIT DE CONTROLE AUTOMATIQUE DES PERTES POUR SYSTEME DE TRANSMISSION NUMERIQUE A BOUCLES
Status: Expired and beyond the Period of Reversal
Bibliographic Data
(51) International Patent Classification (IPC):
  • H04L 1/00 (2006.01)
  • H04L 1/24 (2006.01)
  • H04M 19/00 (2006.01)
(72) Inventors :
  • HAUGHTON, LANCE JUNIOR (United States of America)
  • YON, INCHOL (United States of America)
(73) Owners :
  • AMERICAN TELEPHONE AND TELEGRAPH COMPANY
(71) Applicants :
  • AMERICAN TELEPHONE AND TELEGRAPH COMPANY (United States of America)
(74) Agent: KIRBY EADES GALE BAKER
(74) Associate agent:
(45) Issued: 1998-08-11
(22) Filed Date: 1992-04-07
(41) Open to Public Inspection: 1992-11-24
Examination requested: 1992-04-07
Availability of licence: N/A
Dedicated to the Public: N/A
(25) Language of filing: English

Patent Cooperation Treaty (PCT): No

(30) Application Priority Data:
Application No. Country/Territory Date
704,501 (United States of America) 1991-05-23

Abstracts

English Abstract


A circuit is proposed for adjusting the loss provided to loops in digital
loop carrier transmission systems. A constant current is supplied to the loop and the
resulting voltage is measured to determine the resistance of the loop. This value is
fed to a microprocessor with a look-up table which controls a programmable
analog/digital converter. The loss at the output of the converter is a stepwise
function based on the resistance of the customer loop.


French Abstract

L'invention est un circuit servant à ajuster les pertes dans les boucles d'un système de transmission numérique. Un courant constant est fourni à la boucle et la tension résultante est mesurée pour déterminer la résistance de cette dernière. Cette valeur est introduite dans un microprocesseur avec une table de consultation qui contrôle un convertisseur analogique-numérique programmable. La perte à la sortie du convertisseur est une fonction de saut basée sur la résistance de la boucle du client.

Claims

Note: Claims are shown in the official language in which they were submitted.


-1-
Claims
1. A circuit for automatic adjustment of signal loss in loops of a digital
loop transmission system comprising:
means for providing a constant current to the loops;
means for detecting a resulting dc voltage on the loops comprising a
comparator with one input coupled to a capacitor and another input coupled to the
means for providing a constant current;
a microprocessor coupled to said detecting means, said microprocessor
including a look-up table for determining an amount of loss to be applied to theloops as a function of a resistance of the loops and said microprocessor being
adapted to charge the capacitor; and
a programmable analog/digital converter having an input coupled to a
microprocessor look-up table output and an output providing an analog signal to the
loops, the analog signal being adjusted in accordance with the microprocessor
output.
2. The circuit according to claim 1 wherein an amount of loss as a
function of loop resistance is a stepwise function.
3. The circuit according to claim 1 wherein the means for providing a
constant current comprises a line feed circuit.
4. The circuit according to claim 1 wherein the microprocessor is
adapted to charge the capacitor by a combination of a constant voltage signal and a
pulsed signal.
5. The circuit according to claim 1 further comprising a filter coupled
between said another input of the comparator and the means for providing the
constant current to the loops.
6. The circuit according to claim 2 wherein a maximum loss provided to
the analog signal is -6 dB.
7. The circuit according to claim 2 wherein a maximum loss is applied
for a loop resistance in a range 0-270 ohms.

-2-
8. A method of automatically adjusting signal loss on loops of a digital
loop transmission system comprising the steps of:
applying a constant current to the loops;
detecting a resulting dc voltage on the loops by having a microprocessor
charge a capacitor which is coupled to an input of a comparator with another input of
the comparator coupled to means for applying said constant current,
applying the resulting dc voltage to the microprocessor which includes a
look-up table for determining an amount of loss to be applied to the loops as a
function of a resistance of the loops; and
applying a signal from an output of the microprocessor look-up table to
a programmable analog/digital converter which has an output supplying an analog
signal to the loops, such that the analog signal is adjusted in accordance with the
microprocessor output.
9. The method according to claim 8 wherein an amount of loss supplied
to the loops as a function of loop resistance is a stepwise function.
10. The method according to claim 8 wherein a loss supplied is a
maximum of -6 dB.
11. The method according to claim 10 wherein a maximum loss is
applied for a loop resistance in a range 0-270 ohms.
12. The method according to claim 8 wherein the capacitor is charged by
a combination of a constant voltage and a train of pulsed signals from the
microprocessor.

Description

Note: Descriptions are shown in the official language in which they were submitted.


- -1- ao6s474
AUTOMATIC LOSS CONTROL CIRCUIT
FOR DIGITAL LOOP TRANSMISSION SYSTEM
Background of the Invention
This invention relates to digital loop carrier transmission systems.
In a typical digital loop transmission system, such as subscriber loop
carrier (SLC(~)) systems, digital transmission takes place between a central office and
a remote terminal. Customer lines or loops are coupled to the remote terminal
where analog to digital conversion takes place. One of the problems in such systems
is that the length of a customer loop from the remote terminal, the cable type, and,
therefore, the electrical resistance of the loop, varies widely. Thus, in cases where
the loop is short, the volume of the voice signal may be uncomfortably high.
The need has been recognized to adjust the signal loss or gain in both
analog and digital systems based on the resistance of the loop. (See, e.g., U.S.Patent No. 4,056,688 and "RT Plug-In Dual Super POTS With Automatic Trunk
Loss Control Channel Unit", R-TEC Systems, RPI Section 18, Issue 1, Nov. 1987).
In digital loop tr~n~mi~sion in particular, it has been proposed to provide a loss
curve which is a continuous function of the loop resistance (see R-TEC Systems,
supra).
Summary of the Invention
In accordance with one aspect of the invention there is provided a circuit
for automatic adjustment of signal loss in loops of a digital loop transmission system
comprising: means for providing a constant current to the loops; means for detecting
a resulting dc voltage on the loops comprising a comparator with one input coupled
to a capacitor and another input coupled to the means for providing a constant
current; a microprocessor coupled to said detecting means, said microprocessor
including a look-up table for determining an amount of loss to be applied to theloops as a function of a resistance of the loops and said microprocessor being
adapted to charge the capacitor; and a programmable analog/digital converter having
an input coupled to a microprocessor look-up table output and an output providing
an analog signal to the loops, the analog signal being adjusted in accordance with the
microprocessor output.

- la- ~ i 5 4 7
In accordance with another aspect of the invention there is provided a
method of automatically adjusting signal loss on loops of a digital loop transmission
system comprising the steps of: applying a constant current to the loops; detecting a
resulting dc voltage on the loops by having a microprocessor charge a capacitor
5 which is coupled to an input of a comparator with another input of the comparator
coupled to means for applying said constant current; applying the resulting dc
voltage to the microprocessor which includes a look-up table for deterrnining anamount of loss to be applied to the loops as a function of a resistance of the loops;
and applying a signal from an output of the microprocessor look-up table to a
10 programmable analog/digital converter which has an output supplying an analogsignal to the loops, such that the analog signal is adjusted in accordance with the
microprocessor output.
Brief Description of the Drawin~
These and other features are delineated in detail in the following
15 description. In the drawing:
FIG. 1 is a block diagram illustrating a basic digital loop carrier
transmission system in accordance with the prior art;
FIG. 2 is a block diagram illustrating components of a circuit in
accordance with an embodiment of the invention; and

2~6~474
FIG. 3 is a graph of loss supplied to the loops of a digital loop carrier
tr~n~mi~sion system as a function of loop resistance in accordance with the same
embo~1im~nt
It will be appreciated that, for purposes of illustration, these figures are
S not l.ecess~lily drawn to scale.
Detailed Description
FIG. 1 illustrates a typical digital tr~nsmi~sion system. Digital signals
are tr~n~mitted over a bidirection~l link between a central offlce terminal, 10, and a
remote tennin~l 11. Cus~u~ are coupled to the system at the remote terminal
10 through pairs of copper wires design~ted Tip (T) and Ring (R), also referred to as the
customer loop. As discussed previously, the cu~lu,llel~ will be located at various
di~t~nces from the remote terminal so that the length of the loops, and, lhe~fGI~,, the
resistance of the loops, will vary. Also, the type of cable being used varies the loop
resistance. Thus, when a call is initi~tç-l it is desirable for the system to determine
15 the loop resi~t~nce and adjust the loss (or gain) of the analog voice signals to the
customer accordingly.
FIG. 2 illustrates, in a block diagram, a circuit at the remote terminal
which will ~utQm~hr~lly adjust the loss or gain of the signals in accordance with an
embodiment of the invention. The Tip (T) and Ring (R) conductors of each
20 CUSIO llel are coupled to a line feed circuit 20. A function of the line feed circuit is to
provide a cQ~ t current to the loop upon call inih~hon and then to determine theresulhng dc voltage across Tip and Ring. The deterrnin~tion of the voltage provides
a lll~u-~lllel1t of the total resistance of the loop according to Ohm's law. Thetypical current supplied is approximately 30 mA.
A scaled version, VTR~ of the resulting dc voltage across Tip and Ring
appears at an output condllctor, 21, of the line feed circuit. This converter is coupled
through a resistor R3 to the negative input of an ~mplifier 23 whose positive input is
grounded. The amplifier feedb~rl~ loop comprises a resistor R 1 and capacitor C I in
parallel. The combination of amplifier 23, resistors Rl and R3, and capacitor C
30 comprises a filter 22 which serves to filter out any ac signal induced onto the
olll;l-g signal from ~ cent power lines.
The output of filter 22 is coupled to the negative input of a
ccll~ator 24 whose positive input is coupled to ground through a capacitor C2.
The output of the colll~ or 24 is coupled to an input of a standard
35 microprocessor, 25, by means of conductor 26. An output of the microprocessor is
also coupled via coll-luctor 27 through resistor R2 to one plate of capacitor C2.

206~474
Further outputs of the microprocessor are provided on cond-~ctors 28,
29, 30 and 34 to an analog/digital converter (Codec) with ploglallllllable gain.Typ*ally, conductor 28 could serve as a chip select lead since there may be morethan one Codec in each circuit. Con(luctor 29 can be a clock lead, while
S con~iuctors 30 and 34 con~ te the data input and output leads, res~c~ively. The
Codec also has coupled thereto a con~ ctor 35 which L. ~ analog signals
thereto from the line feed circuit, and a con-luctQr 33 which transmits digital signals
to other e(luipl~nt at the remote terminal. Condllctor 32 tr~n~mit~ digital signals to
the Codec from other equipll~nt and conductor 36 transmits analog signals to the10 feed circuit.
In operadon, when a call is initi~tell on the loop, the filtered dc feedbac~
voltage VTR- as previously described, appears at the negative input of comp~dtor 24
and causes the output on conductor 26 to be a logical low state. The microprvcessor
then charges up c~p~citor C2 to produce a voltage at the positive input of
15 cv.llpalalor 24. The colllp~ator output will remain low until the voltage at the
positive input becomes greater than the voltage at the negative input, at which time
the output becomes a logical high state. The mi<;lupçvcessor is thereby able to detect
the voltage at the input of con~p~atul 24 and, therefore, the resi~t~nce on the loop.
Preferably, the capacitor C2 is initially charged up to a predetermined
20 value by a con~ n~ voltage signal frvm the miclvplucessvr~ and then a train of
pulsed signal is applied by the micrvprocessor. This insures that slight errors in the
value of capacitor C2 will not affect detection since the voltage provided to the
capacitor will be a function of the on/off ratio of the train of pulses and independent
of the value of the c~pacit~nce. If the output of comparator 24 does not change at
25 this point, the consl~t and pulsed charging cycles are repe~t~d until a low-high
tr~nsition of co~ tor 24 has vccul~d.
The micrvl)-vcessvr, 25, has a look-up table for determining how much
loss should be applied to the voice signal to the custom~r on the basis of the loop
resistance. This table is illustrated in graph form in FIG. 3. Two curves are shown.
30 Curve 40 is the loss profile which is applicable when the customer loop is a Plain
Old Telephone Service (POTS), while curve 41 applies to a Super POTS Service
(SPOTS). It will be noted that each curve is a step function where con~t~nt values of
loss are applied at discrete intervals of loop resi~t~nces. The intervals of the two
curves are equal, but the m~nin1de of loss applied differs. The maximum loss
35 applied to a POTS line is 6 dB and the maximum loss applied to a SPOTS line is
3.40 db up to a loop resistance of 270 ohms. The l~ini..~ loss applied to the POTS

20~j~J ~74
line is 1.40 dB for loop resiet~nces of 840 ohms or greater, while the loss applied to
the SPOTS line for such resi~t~nces will be zero.
On the basis of the look-up table, the micluplocessor genclates a signal
on line 30 coupled to pro~ able Codec 31. The Codec cl-~nges the digital signal
5 from line 32 into the analog voice signal on line 36 and the analog signal from
line 35 into the digital signal on line 33. The microprocessor signal, therefore,
adjusts the gain provided by the converter so that the applu~,l;ate loss is supplied in
both direction~.
Various morlific~ions of the invention will become a~pal~;nt to those
10 skilled in the art. All such variations which basically rely on the teachings through
which the invention has advanced the art are plû~lly considered within the scope ûf
the invention.

Representative Drawing
A single figure which represents the drawing illustrating the invention.
Administrative Status

2024-08-01:As part of the Next Generation Patents (NGP) transition, the Canadian Patents Database (CPD) now contains a more detailed Event History, which replicates the Event Log of our new back-office solution.

Please note that "Inactive:" events refers to events no longer in use in our new back-office solution.

For a clearer understanding of the status of the application/patent presented on this page, the site Disclaimer , as well as the definitions for Patent , Event History , Maintenance Fee  and Payment History  should be consulted.

Event History

Description Date
Inactive: IPC from MCD 2006-03-11
Time Limit for Reversal Expired 2002-04-08
Letter Sent 2001-04-09
Grant by Issuance 1998-08-11
Pre-grant 1998-04-06
Inactive: Final fee received 1998-04-06
Notice of Allowance is Issued 1997-10-14
Letter Sent 1997-10-14
Notice of Allowance is Issued 1997-10-14
Inactive: Status info is complete as of Log entry date 1997-10-08
Inactive: Application prosecuted on TS as of Log entry date 1997-10-08
Inactive: IPC assigned 1997-09-10
Inactive: IPC removed 1997-09-10
Inactive: First IPC assigned 1997-09-10
Inactive: IPC assigned 1997-09-10
Inactive: Approved for allowance (AFA) 1997-08-13
Application Published (Open to Public Inspection) 1992-11-24
Request for Examination Requirements Determined Compliant 1992-04-07
All Requirements for Examination Determined Compliant 1992-04-07

Abandonment History

There is no abandonment history.

Maintenance Fee

The last payment was received on 1998-02-27

Note : If the full payment has not been received on or before the date indicated, a further fee may be required which may be one of the following

  • the reinstatement fee;
  • the late payment fee; or
  • additional fee to reverse deemed expiry.

Please refer to the CIPO Patent Fees web page to see all current fee amounts.

Fee History

Fee Type Anniversary Year Due Date Paid Date
MF (application, 6th anniv.) - standard 06 1998-04-07 1998-02-27
Final fee - standard 1998-04-06
MF (patent, 7th anniv.) - standard 1999-04-07 1999-03-19
MF (patent, 8th anniv.) - standard 2000-04-07 2000-03-20
Owners on Record

Note: Records showing the ownership history in alphabetical order.

Current Owners on Record
AMERICAN TELEPHONE AND TELEGRAPH COMPANY
Past Owners on Record
INCHOL YON
LANCE JUNIOR HAUGHTON
Past Owners that do not appear in the "Owners on Record" listing will appear in other documentation within the application.
Documents

To view selected files, please enter reCAPTCHA code :



To view images, click a link in the Document Description column. To download the documents, select one or more checkboxes in the first column and then click the "Download Selected in PDF format (Zip Archive)" or the "Download Selected as Single PDF" button.

List of published and non-published patent-specific documents on the CPD .

If you have any difficulty accessing content, you can call the Client Service Centre at 1-866-997-1936 or send them an e-mail at CIPO Client Service Centre.


Document
Description 
Date
(yyyy-mm-dd) 
Number of pages   Size of Image (KB) 
Cover Page 1993-12-20 1 12
Abstract 1993-12-20 1 11
Claims 1993-12-20 2 60
Drawings 1993-12-20 2 24
Description 1993-12-20 4 160
Description 1997-07-16 5 219
Abstract 1997-07-16 1 12
Claims 1997-07-16 2 71
Cover Page 1998-08-17 1 43
Representative drawing 1998-08-17 1 10
Commissioner's Notice - Application Found Allowable 1997-10-14 1 165
Maintenance Fee Notice 2001-05-07 1 178
Correspondence 1998-04-06 1 38
Fees 1997-02-21 1 81
Fees 1996-02-27 1 75
Fees 1995-03-20 1 78
Fees 1994-02-22 1 52
Courtesy - Office Letter 1992-12-18 1 41
Prosecution correspondence 1996-02-15 2 63
Examiner Requisition 1995-11-21 2 86
Prosecution correspondence 1993-03-31 1 36