COLUMN REDUNDANCY IN SEMICONDUCTOR MEMORIES

REDONDANCE DE COLONNE DANS DES MEMOIRES SEMI-CONDUCTRICES

English Abstract

This invention describes a column redundancy method and apparatus in a DRAM that minimizes the timing difference between a normal and redundant column paths and which minimizes the number of fuses required in repairing faulty columns. The invention discloses a DRAM having memory elements arranged in rows and columns, the memory elements being accessible by decoding a memory address applied thereto, normal column drivers for energizing appropriate memory elements in response to the decoder memory addresses received at an input thereof; redundant column drivers; and switch means for selectively connecting the redundant column driver into a selected normal driver path.

French Abstract

Cette invention concerne une méthode et un appareil de redondance de colonne dans une mémoire vive dynamique (mémoire DRAM) qui minimisent la différence de synchronisation entre un chemin de colonne normale et redondante et qui minimisent le nombre de fusibles nécessaires lors de la réparation des colonnes défectueuses. L'invention concerne une mémoire DRAM dotée d'éléments mémoires disposés en rangées et en colonnes, ces éléments mémoires étant accessibles par le décodage d'une adresse mémoire appliquée à la présente; des lecteurs de colonnes normaux pour alimenter les éléments mémoires appropriés en réponse aux adresses mémoires du décodeur reçues à un élément d'entrée; des lecteurs de colonnes redondantes; et des interrupteurs pour raccorder de façon sélective le lecteur de colonne redondante à un chemin de lecteur normal choisi.

Claims

THE EMBODIMENTS OF THE INVENTION IN WHICH AN EXCLUSIVE
PROPERTY OR PRIVILEGE IS CLAIMED ARE DEFINED AS FOLLOWS:
1. A semiconductor memory device having memory elements arranged in rows
and columns and said memory elements being accessed by energizing one or more
rows and columns, said memory comprising:
a) a column decoder for generating a column select signal in response to a
predecoded column address signal applied thereto; and
b) a switch for receiving at an input of said column select signal, and having
a
first output coupled to a normal memory column and a second output coupled to
a
redundant memory column, said switch being programmable to selectively switch
said input to one of said first or second outputs such that the column select
signal is
directed to said normal memory column or to said redundant memory column.
2. A semiconductor memory device defined in claim 1, including a plurality of
redundant column drivers.
3. A semiconductor memory device defined in claim 1, said switch including a
fuse element for programming said switch.
4. A semiconductor memory device defined in claim 1, said switch comprising
first and second NMOS transistors and said transistors being responsive to
respective
complementary signals applied to respective gates thereof for activating one
of said
transistors to thereby switch said input signal to said first or second
output.
5. A semiconductor memory device defined in claim 4, including an inverter
having its output connected to the gate of one of said first or second
transistors and for
receiving one of said complementary signals at an input thereof.
6. A semiconductor memory device defined in claim 5, including a fuse
connected to said input of said inverter.
-7-

7. A semiconductor memory device defined in claim 6, said redundant column
being selected by blowing said fuse.
8. A semiconductor memory device defined in claim 6, said column decoder
being a NAND-gate.
9. A semiconductor memory device as defined in claim 1 including normal
column drivers for energizing one or more of said normal columns, upon receipt
of
said column select signal and at least one redundant column driver for
energizing said
redundant columns upon receipt of said column select signal.
10. A semiconductor memory device comprising:
a) memory elements arranged in rows and columns, said memory elements being
accessed by energizing one or more rows and columns;
b) a normal column driver for energizing a first set of normal columns upon
receipt of a column select signal at an input thereof;
c) a redundant column driver for energizing redundant columns associated with
said first set upon receipt of a column select signal at an input thereof;
d) a switch responsive to a programmable input signal for coupling a column
select signal received at an input thereof to one of a first or second outputs
each
coupled to said normal column driver and said redundant column driver
respectively.
11. A semiconductor memory device as defined in claim 10, including a
plurality
of normal column drivers, each responsive to a respective column select
signal, and a
plurality of said switches each for receiving a corresponding one of said
column select
signals.
12. A semiconductor memory device as defined in claim 10, said programmable
input signal being controlled by a fuse.
-8-

13. A semiconductor memory device as defined in claim 12, said switch normally
coupling said column select signal to said first output when said fuse is
intact, and
coupling said column select signal to said second output when said fuse is
blown.
14. A semiconductor memory device as defined in claim 11, said switches having
their respective second outputs coupled to a redundancy select line, and said
redundant driver being coupled to said redundancy select line such that a
column
select signal corresponding to a defective column driver may be directed over
said
redundancy select line to said redundant driver
15. A semiconductor memory device as defined in claim 11, wherein said normal
drivers comprise a first and second group with said corresponding switches
having
their respective second outputs of said first group connected to a first
redundancy
select line and said second outputs of said second group connected to a second
redundancy select line, said redundant driver being coupled to said first and
second
redundancy select line via a first and second fuse respectively.
16. A semiconductor memory device as defined in claim 15 said redundant driver
being coupled to a column select signal corresponding to a defective column in
any of
said first or second group, wherein one of said first or second fuses is blown
to
thereby disconnect said first or second redundancy line from said redundancy
driver
to thereby reduce a capacitive effect of said disconnected line.
17. A method of substituting defective memory columns with redundant memory
columns in a semiconductor memory device having memory elements arranged in
rows and columns and said memory elements being accessed by energizing one or
more rows and columns, said method comprising the steps of:
a) generating a plurality of column select signals, corresponding to
respective
normal memory columns to be energized;
-9-

b) coupling said column select signal received at an input of a switch in
response
to a programmable input signal to one of a first or second output coupled to a
normal
column or said redundant column respectively; and
generating said programmable input signal corresponding to a defective column
to
thereby direct said column select from said defective memory column to said
redundant column
18. A method as defined in claim 17, said programmable input signal being
programmed by a fuse.
19. A method as defined in claim 18, said switch normally coupling said column
select to said first output when said fuse is intact, and coupling said column
select
signal to said second output when said fuse is blown.
20. A semiconductor memory device comprising:
a) memory elements arranged in rows and columns, said memory elements being
accessed by energizing one or more rows and columns;
b) a first and a second group of normal column drivers for energizing
associated
normal memory columns in response to respective ones of column select signals;
c) a first and second redundant column driver for energizing associated
redundant memory columns upon receipt of a column select signal along a
redundancy select line;
d) a plurality of programmable switches associated with said normal column
drivers, for selectively directing respective ones of said column select
signals to
associated column drivers or said first or second of said redundant column
drivers
21. A semiconductor memory device as defined in claim 20, said programmable
switches being programmed by a fuse.
22. A semiconductor memory device as defined in claim 21, said redundancy
select line for coupling said first group of normal column drivers with said
-10-

redundancy column driver via a first fuse, and said second group of normal
column
drivers with said redundancy column driver via a second fuse.
23. A semiconductor memory device as defined in claim 22, wherein said first
fuse is blown when said switch is associated with said second group of normal
column drivers and said second fuse is blown when said switch is associated
with said
first group of normal column drivers, thereby reducing a length of said
redundancy
select line for reducing a capacitive effect of said redundancy select line.
24. A semiconductor memory device as defined in claim 21, said switch
comprising first and second NMOS transistors, said transistors being
responsive to
respective complementary signals applied to respective gates thereof for
activating
one of said transistors to thereby switch said input signal its outputs.
25. A semiconductor memory device as defined in claim 24, wherein said first
and
second NMOS transistors are arranged in a U-type layout for reducing a
capacitive
effect of said transistors.
-11-

Description

CA 02202692 2004-11-12
COLUMN REDUNDANCY IN 5EMICONDUCTOR MEMORIES
This invention relates to dynamic random access memories (DRAMS) and in
particular to SDRAMs having a flexible and efficient structure for
substituting redundant
columns for defective columns in a large memory.
BACKGROUND OF THE INVENTION
Semiconductor DRAMS are typically formed of rowlines and columns crossing
the rowlines. Capacitors adjacent each crossing of the rowlines and columns
store
charge, designating the data to be stored. The capacitors are switched to the
columns in
order to receive or discharge charge upon receipt of an appropriate voltage on
the
rowlines. The rowlines and columns are selected so as to read and write to
particular
capacitors by means of row (or ~ decoders arid column (or Y) decoders.
There are sometimes physical faults associated with the columns or associated
elements. For this reason, DRAMS usually contain redundant (spare) columns
which
involve the provision of extra memory elements and column circuitry. The extra
memory
and required redundant decoders to access that memory in place of defective
columns
uses valuable semiconductor chip area and decreases the efEciency of the
memory.
Various techniques have been implemented to provide column redundancy
schemes in SDRAMs. A first of these techniques utilizes a Y address
comparator,
wherein pre-decoded Y address signals (PY) pass through fuses to generate
redundant
column enable signals (RCE) which is shown in figure 1. The fuses associated
with the
redundancy comparator add an extra delay in the Y redundant path.
A second technique involves an Y address detector wherein Y address signals
control NMOS gates and generate redundant column enable signals as shown in
figure 2.
A detecting circuit is provided for detecting a column address signal received
either on
the normal or redundant column path. A disadvantage of this technique is that
the time
between the normal and redundant column path are usually digerent and
additional logic
circuitry is required to adjust the timing difference therebetween.
A further technique known as a shift replacement Y decoder utilizes fuses in
the
Y decoders. Generally, two Y select lines share one group of fuses. In order
to replace a
column, the column is simply disabled by blowing the fuse inside the Y
decoder.

CA 02202692 1997-04-14
Shifting the rest of the columns completes replacement. An advantage of this
system is
that fuses are not connected in the column path and, therefore, no difference
in timing
between the normal and redundant path exists. Furthermore, block replacement
is
possible (failed columns can be repaired in each sub-block with different
decoding of
each block). A disadvantage of this system is that two adjacent Y select lines
must be
replaced at the same time making this technique less flexible than other
techniques.
Furthermore, one directional shifting is required of the columns.
A variation on the above technique is implemented in which fuses are located
outside the Y decoders and the fuse circuit is similar to that shown in figure
2.
Thus, it may be seen that there is a need for a redundancy scheme that
eliminates
the timing difference between normal and redundant column paths and which
reduces the
number of fuses and provides greater flexibility in repairing faulty columns.
SUMMARY OF THE INVENTION
This invention seeks to provide a column redundancy method and apparatus in a
DRAM that minimizes the timing difference between a normal and redundant
column
paths and which minimizes the number of fuses required in repairing faulty
columns.
In accordance with this invention, there is provided a DRAM comprising memory
elements arranged in rows and columns, the memory elements being accessible by
decoding a memory address applied thereto, normal column drivers for
energizing
appropriate memory elements in response to the decoder memory addresses
received at
an input thereof; redundant column drivers; and switch means for selectively
connecting
the redundant column driver into a selected normal driver path.
BRIEF DESCRIPTION OF THE DRAWINGS
A better understanding of the invention will be obtained by reference to the
detailed description below in conjunction with the following drawings in
which;
Figure 1 illustrates a prior art redundancy comparator;
Figure 2 indicates a prior art redundancy detector;
Figure 3 is a schematic diagram of a redundancy configuration that may be used
in the present invention;
2

CA 02202692 1997-04-14
Figure 4 is a schematic circuit diagram of a normal column decoder as may be
used in the present invention;
Figure 5 is a schematic diagram of a redundant column decoder as may be used
in
the present invention; and
Figure 6 is a schematic diagram of a column redundancy architecture for 256
columns.
DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT
Referring to figure 3, a general schematic diagram of a column decoder
redundancy circuit in a 16 megabit (Mbit) SDRAM is shown generally by numeral
30.
Memory cells in random access memory such as SDRAM and DRAM are arranged in
columns. Applying an appropriate address to an Y address decoder accesses the
columns
via an Y driver. These addresses may be pre-decoded and then fed into Y
drivers which
access the appropriate memory cells. As may be seen in figure 3, normal column
drivers
numbered YO to Y63 are provided. For the purpose of illustration, it is
assumed that
there are two redundant Y drivers, RO and R1, per 64 normal Y drivers. Thus,
column
drivers Y0, Y2, Y4, Y62 share redundant y driver RO and column drivers Y1, Y3,
Y5,
Y63 share redundant Y driver R1.
For the sake of clarity, the operation of the circuit will be described with
reference
to a single Y decoder YO indicated by block 31 in figure 3. In order to
address the
memory elements (not shown), a pre-decoded address signals PY1-7 33 is applied
to the
inputs of a NAND gate 34, the output 35 of which is presented to its
appropriate Y driver,
in this case YO via a transistor switch formed by a pair of N-MOS transistors
36 and 38.
The N-MOS transistor 36 has its source drain circuit connected between output
line 35 of
the NAND gate 34 and the input 40 of a normal Y driver Y0. The N-MOS
transistor 38
on the other hand has its source drain circuit connected between the output
line 35 of the
NAND gate 34 and the input 42 of a redundant Y driver R0.
Thus, it may be seen that by applying an appropriate gate signal to either N-
MOS
transistor 36 or 38 will connect the pre-decoded address inputs 33 from NAND
gate 34 to
either a normal Y driver or a redundant y driver, respectively. In normal
operation (i.e.
without a redundant y driver in address path), an N-MOS transistor 44 has its
source
3

CA 02202692 2004-11-12
drain circuit connected between ground 47 and the input to an inverter 46 via
a
fuse 48. The low level signal at the input of the inverter 46 produces a high
level at
its output 50 which is in turn connected to the gate 36g of transistor 36
(RENb). The
input to the inverter is also connected to the gate 38g of transistor 38 (REN)
which in
normal operation is a low, thus, turning off transistor 38.
When it is desired for the redundancy driver to be used or switched into
circuit
to replace Y0, the fuse 48 is blown and the gate of transistor 38 is pulled
high via a
pair of pull-up P-MOS transistors 54 and 56 which have their source drain
circuit
connected between VPP, which is a boosted VDD, and the inputs to the inverter
46
and the gate 38g of transistor 38. The high at the input of the inverter 46
drives the
gate 36g of the transistor 36 low, thus, disconnecting the Y normal driver YO
from the
output of the NAND gate 34. Although the above was described with reference to
Y0, the same description applies to Y1 to Y63.
Refernng now to figure 4, a schematic diagram of a pair of normal Y drivers
is shown generally by numeral 60. A block indicated by numeral 62 is a
detailed
implementation of a pair of normal Y drivers indicated as blocks YO to Y63 in
figure
3. It should be noted that other suitable driver circuit implementations may
equally
well be used for block 62. The decoding-switching circuitry is as shown in
figure 3.
It will be apparent to the person skilled in the art that figure 4 shows an
embodiment
where two normal column drivers (YS(0), YS(1)) share one redundancy column
driver.
Similarly, in figure 5, the block indicated by numeral 64 is a detailed
implementation of the redundancy driver RO or R1 shown in figure 3 (preferably
used
with the paired-driver implementation shown in figure 4). Once again, the
circuitry
2 5 indicated by block 64 may be implemented by other similar driver
circuitry. Turning
back to figure 3, when the redundant Y driver circuit RO or Rl is to be
switched into
circuit, the appropriate fuse 48 for the normal driver being replaced is blown
and the
redundancy select line (RYSEL) 58 is activated. There exists a junction
capacitance
C~ 59 in the redundancy select line RYSEL which causes a large rising and
falling
3 0 delay when RYSEL is pulled high or low. This potentially generates a
glitch in
- 4 -
DoCSOTT: 355782\1

CA 02202692 2004-11-12
the actual column select line for the appropriate column bank BO or B1. In
order to
reduce this junction capacitance C~, the circuit utilizes N-MOS transistors as
pass
gates instead of C-MOS. This further requires that the RENb and REN signals
have
VPP levels. Furthermore, a U-type layout is used for N-MOS transistors. As a
further step to reduce the junction capacitance, the redundant drivers are
arranged on
either side of the normal
- 4a -
DOCSOTT: 3557820

CA 02202692 1997-04-14
drivers as indicated in figure 6. This further serves the purpose of reducing
the actual
length of the RYSEL line by half.
It may also be seen with reference to figure 5 that a fuse is added on either
side of
the connection 65 of the RYSEL line to the redundant driver circuit 64. These
fuses are
indicated as RYSEL L and RYSEL R. This further serves the effect of reducing
junction capacitance in RYSEL in half. A fuse (FUSE VDD 68) is connected
between
VDD 66 and the RYSEL line for each redundant driver RO or R1. If the redundant
driver
RO or R1 is not needed, all three fuses, FUSE VDD, FUSE L and FUSE R are
intact,
allowing the RYSEL line to be connected to VDD 66. If a normal column decoder
to the
left, for example, of the redundant Y decoder RO or R1 needs to be replaced,
FUSE R
and FUSE VDD are blown, and if the normal decoder to the right of the
redundant
decoder needs to be replaced, FUSE L and FUSE VDD are blown. Thus, it may be
seen
that since both driver circuitry in a normal Y decoder and a redundant Y
decoder are
essentially the same, then the address signals are passed through similar
paths to the
appropriate memory bank and are not degraded by passing through fuses.
In operation, prior to addressing, a signal is applied to the PWROK VPP line
which enables the VPP boost signal to be applied to the appropriate RENb or
REN
signals to be applied to the appropriate transistor 36 or 38 transistors
switching in the
selected replacement redundancy drivers if the fuse 48 is blown.
Following this initial setup cycle, the memory may be addressed as normal.
In the configuration of figure 6, which shows a Y decoder/redundant decoder
combination for 256 columns, it may be seen that at most two normal column
decoders
may be replaced by redundant decoders. Thus, it may be seen that with this
redundancy
scheme, timing differences between normal column paths are eliminated and that
the
number of fuses reduced compared to the prior art which utilizes a fuse per
address line.
Furthermore, the embodiment of figure 6 may be altered to 1 K columns by
repeating the
circuit configuration four times.
While the invention has been described in connection with the specific
embodiment thereof, and in a specific use, various modifications thereof will
occur to
those skilled in the art without departing from the spirit of the invention as
set forth in the
appended claims.
5

CA 02202692 1997-04-14
The terms and expressions which have been employed in this specification are
used as terms of description and not of limitations, there is no intention in
the use of such
terms and expressions to exclude any equivalence of the features shown and
described or
portions thereof, but it is recognized that various modifications are possible
within the
scope of the claims to the invention.
6

Representative Drawing