Language selection

Search

Patent 2377963 Summary

Third-party information liability

Some of the information on this Web page has been provided by external sources. The Government of Canada is not responsible for the accuracy, reliability or currency of the information supplied by external sources. Users wishing to rely upon this information should consult directly with the source of the information. Content provided by external sources is not subject to official languages, privacy and accessibility requirements.

Claims and Abstract availability

Any discrepancies in the text and image of the Claims and Abstract are due to differing posting times. Text of the Claims and Abstract are posted:

  • At the time the application is open to public inspection;
  • At the time of issue of the patent (grant).
(12) Patent Application: (11) CA 2377963
(54) English Title: BALANCED TO UNBALANCED CIRCUIT
(54) French Title: CIRCUIT BALUN
Status: Deemed Abandoned and Beyond the Period of Reinstatement - Pending Response to Notice of Disregarded Communication
Bibliographic Data
(51) International Patent Classification (IPC):
  • H01P 5/10 (2006.01)
(72) Inventors :
  • WESTBERG, DAVID (Sweden)
(73) Owners :
  • INFINEON TECHNOLOGIES AG
(71) Applicants :
  • INFINEON TECHNOLOGIES AG (Germany)
(74) Agent: MARKS & CLERK
(74) Associate agent:
(45) Issued:
(86) PCT Filing Date: 2000-06-26
(87) Open to Public Inspection: 2001-01-04
Examination requested: 2003-12-18
Availability of licence: N/A
Dedicated to the Public: N/A
(25) Language of filing: English

Patent Cooperation Treaty (PCT): Yes
(86) PCT Filing Number: PCT/SE2000/001350
(87) International Publication Number: WO 2001001514
(85) National Entry: 2001-12-28

(30) Application Priority Data:
Application No. Country/Territory Date
9902497-8 (Sweden) 1999-06-30

Abstracts

English Abstract


The present invention relates to a balun circuit (1B) comprising a first sub-
circuit (10) and a second sub-circuit (20) which each correspond to, or
essentially to, a .lambda./4-wave guide. The first sub-circuit (10) includes a
first conductor (10U), a second conductor (10L) and a dielectric layer
disposed between said first and second conductors, said conductors being
connected together capacitively and inductively. The second sub-circuit (20)
includes a first conductor (20U), a second conductor (20L) and a dielectric
layer disposed between said first and second conductors, said conductors being
connected together capacitively and inductively. A first side on the first
conductor (10U) in the first sub-circuit (10) is connected to an input port
(P1). A second side on the first conductor (10U) in the first sub-circuit (10)
is connected to a first side on the first conductor (20U) in the second sub-
circuit (20) via a connecting conductor (15). A second side on the second
conductor (10L) in the first sub-circuit (10) is connected to a first output
port (P2). A first side on the second conductor (20L) in the second sub-
circuit (20) is connected to a second output port (P3). A first open
terminating .lambda./4-wave guide (30) is connected to a second side on the
second conductor (10L) in the first sub-circuit (10), and a second open
terminating .lambda./4-wave guide (40) is connected to a second side of the
second conductor (20L) in the second sub-circuit (20).


French Abstract

La présente invention concerne un circuit balun (1B) comportant un premier sous-circuit (10) et un second sous-circuit (20) chacun correspondant au moins sensiblement à un guide d'onde .lambda./4. Le premier sous-circuit (10) comprend un premier conducteur (10U), un second conducteur (10L) et une couche diélectrique disposée entre les premier et second conducteurs, ces conducteurs étant connectés l'un à l'autre de manière capacitive et inductive. Le second sous-circuit (20) comprend un premier conducteur (20U), un second conducteur (20L) et une couche diélectrique disposée entre les premier et second conducteurs, ces conducteurs étant connectés l'un à l'autre de manière capacitive et inductive. Un premier côté du premier conducteur (10U) situé dans le premier sous-circuit (10) est connecté à un port d'entrée (P1). Un second côté du premier conducteur (10U) situé dans le premier sous-circuit (10) est connecté à un premier côté du premier conducteur (20U) situé dans le second sous-circuit (20) au moyen d'un conducteur de connexion (15). Un second côté du second conducteur (10L) situé dans le premier sous-circuit (10) est connecté à un premier port de sortie (P2). Un premier côté du second conducteur (20L) situé dans le second sous-circuit (20) est connecté à un second port de sortie (P3). Une premier raccordement de guide d'onde .lambda./4 ouvert (30) est connecté à un second côté du second conducteur (10L) situé dans le premier sous-circuit (10), et un second raccordement de guide d'onde .lambda./4 (40) ouvert est connecté à un second côté du second conducteur (20L) situé dans le second sous-circuit (20).

Claims

Note: Claims are shown in the official language in which they were submitted.


7
CLAIMS
1. A balun circuit (1B) comprising a first sub-circuit (10) and
a second sub-circuit (20) each of which corresponds to, or
essentially to, a .lambda./4-wave guide, wherein the first sub-circuit
(10) includes a first conductor (10U), a second conductor (10L)
and a dielectric layer disposed between said first and second
conductors, wherein said conductors are connected together
capacitively and inductively, wherein the second sub-circuit
(20) includes a first conductor (20U), a second conductor (20L)
and a dielectric layer disposed between said first and said
second conductors, said conductors being connected together
capacitively and inductively, wherein a first side on the first
conductor (10U) in the first sub-circuit (10) is connected to
an input port (P1), a second side on the first conductor (10U)
in the first sub-circuit (10) is connected to a first side on
the first conductor (20U) in the second sub-circuit (20) via a
connecting conductor (15), a second side on the second
conductor (10L) in the first sub-circuit (10) is connected to a
first output port (P2) and a first side on the second conductor
(10L) in the second sub-circuit (20) is connected to a second
output port (P3), characterized in that a first open,
terminating .lambda./4-wave guide (30) is connected to a second side
on the second conductor (10L) in the first sub-circuit (10),
and in that a second, open terminating .lambda./4-wave guide (40) is
connected to a second side of said second conductor (20L) in
the second sub-circuit (20).
2. A balun circuit according to Claim 1, characterized in that
the balun circuit is of the stripline kind.
3. A balun circuit according to Claim 1, characterized in that
the balun circuit is of the microstrip kind.

Description

Note: Descriptions are shown in the official language in which they were submitted.


CA 02377963 2001-12-28
WO 01/01514 PCT/SE00/01350
BALANCED TO UNBALANCED CIRCUIT
TECHNICAL FIELD
The present invention relates to a balanced to unbalanced
circuit (BALUN) according to the preamble of Claim 1.
High frequency electric signals can be transmitted in two often
occurring ways, namely either balanced or unbalanced. In the
case of balanced transmission there is used two conductors in
which electric currents are constantly in antiphase. Unbalanced
transmission, on the other hand, uses only one signal conductor
and the signal (the current) is returned via earth. The
balanced transmission is differential in nature and therewith
less sensitive to disturbances and interference than the
unbalanced transmission.
Balanced and unbalanced transmissions are often mixed in radio
systems. It is therefore necessary to be able to convert a
balanced signal to an unbalanced signal and vice versa with the
smallest possible losses. Balun circuits are used to this end.
The properties of the balun circuit depend on impedance
difference and phase difference for odd and even modes in the
high frequency electric signal.
A typical balun is the Marchand-balun which includes four 7~/4
waveguides connected in pairs. In many cases, a balanced port
shall be connected to an input or to an output of a
differential .amplifier. Normally, it is necessary to DC-bias
the amplifiers and consequently a DC-wise short circuit of the
balanced port to earth cannot be accepted.
This has earlier been solved by including two capacitors
between the actual balanced circuit and the balanced load. The
capacitors are discrete capacitors which are chosen so that
their resonance frequency coincides with the signal frequency.

CA 02377963 2001-12-28
WO 01/01514 2 PCT/SE00/01350
The capacitance is then balanced by the own parasite inductance
of the capacitor and ideally behaves transparent at the
frequency concerned.
A problem with discrete capacitors is that they are relatively
bulky and cannot be implemented readily when integrated in
multilayer printed circuit boards or ceramic substrates.
When biasing the differential amplifiers it is normally
necessary to connect present day balun circuits to a current
source or voltage source via additional discrete components.
This applies particularly to the Marchand balun and also
constitutes a problem.
SUMMARY OF THE INVENTION
An object of the present invention is to at least reduce the
aforesaid problem.
This object is achieved in accordance with a first aspect of
the invention by means of a device according to Claim 1.
One advantage afforded by the present invention is that
performance is improved with regard to loss reductions and
better phase characteristics of the balanced signal.
Another advantage is that it can be simulated more readily than
in the case of existing solutions, since it is not necessary to
rely on discrete component models.
The invention will now be described in more detail with
reference to preferred embodiments thereof and also with
reference to the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS

CA 02377963 2001-12-28
WO 01/01514 3 PCT/SE00/01350
Figure 1 is a principle diagram of a classic Marchand-balun.
Figure 2 is a principle diagram of one embodiment of a
Marchand-balun constructed in accordance with the present
standpoint of techniques so as to avoid DC-wise short
circuiting to earth of the balanced output signal.
Figure 3 is a principle diagram of one embodiment of an
inventive Marchand-balun.
DESCRIPTION OF PREFERRED EMBODIMENTS
In order to provide a better understanding of the particular
features of the inventive device, reference is made first to
Figures 1 and 2.
Figure 1 illustrates an embodiment of a classic Marchand-balun
1, which includes a first and a second sub-circuit 10 and 20
respectively. The first sub-circuit 10 includes an upper
conductor 10U, a lower conductor 10L and a discrete layer
disposed between said conductors. The upper conductor 10U and
the lower conductor 10L in the first sub-circuit 10 are
connected together capacitively and inductively, with a given
coupling constant. The first sub-circuit 10 corresponds to, or
essentially to, a first 7~/4-wave guide. Similarly, the second
sub-circuit 20 includes an upper conductor 20U and a lower
conductor 20L and a dielectric layer disposed between said
conductors. The upper conductor 20U and the lower conductor 20L
are connected to one another in said second sub-circuit 20
capacitively and inductively, with a given coupling constant.
The second sub-circuit corresponds to, or essentially to, a
second ~,/4-wave guide.
An input P1 is connected to a first side on the upper conductor
10U in the first sub-circuit 10. A second side on the upper
conductor 10U in the first sub-circuit 10 is connected to a

CA 02377963 2001-12-28
WO 01/01514 PCT/SE00/01350
4
first side on the upper conductor 20U in the second sub-circuit
20 via a connecting conductor 15. A second side on the upper
conductor 20U in the second sub-circuit 20 is open. A first
side on the lower conductor 10L in the first sub-circuit 10 is
connected to earth. A second side of the lower conductor 10L in
the first sub-circuit 10 is connected to a first output port
P2. A first side on the lower conductor 20L in the second sub
circuit 20 is connected to a second output port P3. A second
side of the lower conductor 20L in the second sub-circuit 20 is
connected to earth.
Figure 2 illustrates a Marchand-balun circuit 1A. The sole
difference between the Marchand-balun circuit 1A and the
classic Marchand-balun 1 shown in Figure 1 is that the Figure 2
circuit includes two capacitors 50 and 60 which prevent the
balanced output signal from being short circuited DC-wise to
earth. A first capacitor 50 is arranged between the output port
P2 and the second side of the lower conductor 10L in the first
sub-circuit 10. A second capacitor 60 is arranged between the
output port P3 and the first side of the second conductor 20L
in the second sub-circuit 20.
Figure 3 illustrates an embodiment of an inventive balun
circuit 1B. The illustrated embodiment of the inventive balun
circuit is shown in stripline form, in other words the mutually
connected conductors lie in different planes. The inventive
balun circuit 1B includes a first and a second sub-circuit 10
and 20 respectively. The first sub-circuit 10 includes an upper
conductor 10U, a lower conductor 10L and a dielectric layer
disposed between the said conductors. The upper conductor 10U
and the lower conductor 10L in the first sub-circuit 10 are
connected together capacitively and inductively with a given
coupling constant. The first sub-circuit 10 corresponds to, or
essentially to, a first ~,/4-wave guide. Similarly, the second
sub-circuit 20 includes an upper conductor 20U and a lower
conductor 20L and a dielectric layer disposed between said

CA 02377963 2001-12-28
WO 01/01514 5 PCT/SE00/01350
conductors. The upper conductor 20U and the lower conductor 20L
in the second sub-circuit 20 are connected together
capacitively and inductively with a given coupling constant.
The second sub-circuit corresponds to, or essentially to, a
second 7~/4-wave guide.
An input P1 is connected to a first side of the upper conductor
10U iri the first sub-circuit 10. A second side on the upper
conductor 10U in the first sub-circuit 10 is connected to a
first side on the upper conductor 20U in the second sub-circuit
via a connecting conductor 15. A second side on the upper
conductor 20U in the second sub-circuit 20 is open. A first
side on the second conductor 10L in the first sub-circuit 10 is
connected to a first side of a first open terminating 7~/4-wave
15 guide 30. A second side on the lower conductor lOL in the first
sub-circuit 10 is connected to a first output port P2. A first
side on the lower conductor 20L in the second sub-circuit 20 is
connected to a second output port P3. A second side on the
lower conductor 20L in the second sub-circuit 20 is connected
20 to a first side on a second open, terminating ~,/4-wave guide
40.
The dielectric material disposed between the upper conductors
10U and 20U and the lower conductors 10L and 20L in the first
and the second sub-circuits is disposed in a layer structure, a
stripline structure. It will be understood, however, that the
dielectric layer can be disposed in the same plane as the upper
and the lower conductor, microstructure. The electric
conductors may be linear in accordance with Figure 1, or of the
spiral type.
A point 70 between the third ~,/4-wave guide 30 and the lower
conductor 10L in the first sub-circuit 10 functions as an RF-
wise earth point. A point 80 between the fourth ~,/4-wave guide

CA 02377963 2001-12-28
WO 01/01514 6 PCT/SE00/01350
40 and the lower conductor 20L in the second sub-circuit 20
functions as an RF-wise earth point.
The ~./4-wave guides in the illustrated embodiment of the balun
circuit 1B may be made of metal, for instance from a silver
alloy, copper, tungsten or aluminium. The dielectric material
may comprise a ceramic material, polymeric material, an
electrically non-conductive organic material, silicon dioxide
or silicon nitride.
Although the inventive balun circuit will function for all wave
lengths, the length of each ~,/4-wave guide must be manageable
for purely practical reasons.
The balun circuit 1B may be of the microstrip or stripline
kind.
It will be understood that the invention is not restricted to
the aforedescribed and illustrated embodiments thereof, and
that modifications can be made within the scope of the
following claims.

Representative Drawing
A single figure which represents the drawing illustrating the invention.
Administrative Status

2024-08-01:As part of the Next Generation Patents (NGP) transition, the Canadian Patents Database (CPD) now contains a more detailed Event History, which replicates the Event Log of our new back-office solution.

Please note that "Inactive:" events refers to events no longer in use in our new back-office solution.

For a clearer understanding of the status of the application/patent presented on this page, the site Disclaimer , as well as the definitions for Patent , Event History , Maintenance Fee  and Payment History  should be consulted.

Event History

Description Date
Time Limit for Reversal Expired 2009-06-26
Application Not Reinstated by Deadline 2009-06-26
Inactive: Abandoned - No reply to s.29 Rules requisition 2008-11-06
Inactive: Abandoned - No reply to s.30(2) Rules requisition 2008-11-06
Deemed Abandoned - Failure to Respond to Maintenance Fee Notice 2008-06-26
Inactive: S.30(2) Rules - Examiner requisition 2008-05-06
Inactive: S.29 Rules - Examiner requisition 2008-05-06
Letter Sent 2004-06-21
Amendment Received - Voluntary Amendment 2004-03-12
Letter Sent 2004-01-05
Request for Examination Requirements Determined Compliant 2003-12-18
Request for Examination Received 2003-12-18
All Requirements for Examination Determined Compliant 2003-12-18
Letter Sent 2002-11-26
Inactive: Single transfer 2002-10-09
Inactive: Cover page published 2002-06-26
Inactive: Courtesy letter - Evidence 2002-06-25
Inactive: Notice - National entry - No RFE 2002-06-19
Application Received - PCT 2002-04-25
National Entry Requirements Determined Compliant 2001-12-28
Application Published (Open to Public Inspection) 2001-01-04

Abandonment History

Abandonment Date Reason Reinstatement Date
2008-06-26

Maintenance Fee

The last payment was received on 2007-05-24

Note : If the full payment has not been received on or before the date indicated, a further fee may be required which may be one of the following

  • the reinstatement fee;
  • the late payment fee; or
  • additional fee to reverse deemed expiry.

Please refer to the CIPO Patent Fees web page to see all current fee amounts.

Owners on Record

Note: Records showing the ownership history in alphabetical order.

Current Owners on Record
INFINEON TECHNOLOGIES AG
Past Owners on Record
DAVID WESTBERG
Past Owners that do not appear in the "Owners on Record" listing will appear in other documentation within the application.
Documents

To view selected files, please enter reCAPTCHA code :



To view images, click a link in the Document Description column. To download the documents, select one or more checkboxes in the first column and then click the "Download Selected in PDF format (Zip Archive)" or the "Download Selected as Single PDF" button.

List of published and non-published patent-specific documents on the CPD .

If you have any difficulty accessing content, you can call the Client Service Centre at 1-866-997-1936 or send them an e-mail at CIPO Client Service Centre.


Document
Description 
Date
(yyyy-mm-dd) 
Number of pages   Size of Image (KB) 
Representative drawing 2002-06-25 1 6
Abstract 2001-12-28 1 68
Drawings 2001-12-28 1 15
Description 2001-12-28 6 235
Claims 2001-12-28 1 42
Cover Page 2002-06-26 1 48
Notice of National Entry 2002-06-19 1 208
Courtesy - Certificate of registration (related document(s)) 2002-11-26 1 106
Acknowledgement of Request for Examination 2004-01-05 1 188
Courtesy - Abandonment Letter (Maintenance Fee) 2008-08-21 1 172
Courtesy - Abandonment Letter (R30(2)) 2009-02-12 1 166
Courtesy - Abandonment Letter (R29) 2009-02-12 1 166
PCT 2001-12-28 6 255
Correspondence 2002-06-19 1 24