Language selection

Search

Patent 2431968 Summary

Third-party information liability

Some of the information on this Web page has been provided by external sources. The Government of Canada is not responsible for the accuracy, reliability or currency of the information supplied by external sources. Users wishing to rely upon this information should consult directly with the source of the information. Content provided by external sources is not subject to official languages, privacy and accessibility requirements.

Claims and Abstract availability

Any discrepancies in the text and image of the Claims and Abstract are due to differing posting times. Text of the Claims and Abstract are posted:

  • At the time the application is open to public inspection;
  • At the time of issue of the patent (grant).
(12) Patent: (11) CA 2431968
(54) English Title: MULTI-PROCESSOR BURGLAR-PROOF APPARATUS
(54) French Title: DISPOSITIF A MULTIPROCESSEUR ANTI-VOL
Status: Expired and beyond the Period of Reversal
Bibliographic Data
(51) International Patent Classification (IPC):
  • G08B 13/19 (2006.01)
  • G08C 17/02 (2006.01)
(72) Inventors :
  • LIAO, YI-CHIA (Taiwan, Province of China)
(73) Owners :
  • YI-CHIA LIAO
(71) Applicants :
  • YI-CHIA LIAO (Taiwan, Province of China)
(74) Agent: KIRBY EADES GALE BAKER
(74) Associate agent:
(45) Issued: 2008-07-29
(22) Filed Date: 2003-06-11
(41) Open to Public Inspection: 2004-12-11
Examination requested: 2003-06-11
Availability of licence: N/A
Dedicated to the Public: N/A
(25) Language of filing: English

Patent Cooperation Treaty (PCT): No

(30) Application Priority Data: None

Abstracts

English Abstract


A multi-processor burglar-proof apparatus includes a
plurality of detection processors. At least one detection
processor is located in each detection area and each detection
processor is separately linked to a radio alarm and a radio help
system by radio signals.


Claims

Note: Claims are shown in the official language in which they were submitted.


What is Claimed is:
1. A multi-processor burglar-proof apparatus comprising a plurality of
detection processors with at least one detection processor located in each
detection area and each detection processor is separately linked to a radio
alarm and a radio help system by radio signals, the detection processor
having a control circuit which includes a first control unit and a second
control unit, the second control unit being connected to the first control
unit;
wherein the first control unit includes:
a memory unit for storing signal status;
a microprocessor unit for processing and controlling signals and
comparing passwords input with passwords pre-stored in the memory unit
to process decoding;
an infrared light sensor unit for emitting infrared light detection
signals to the microprocessor unit;
a radio emission unit for emitting signals from the microprocessor
unit;
a radio alarm for receiving signals from the radio emission unit;
a radio help system for receiving signals from the radio emission
unit;
a backup power supply unit for providing backup electric power
supply to the control circuit and to charge through a charge circuit, the
backup power supply unit being connected to the microprocessor unit.
2. The multi-processor burglar-proof apparatus of claim 1,
8

wherein the second control unit includes:
a lighting unit for receiving signals from the
microprocessor unit to determine whether to turn light sources
ON or OFF and adjust the brightness of the light sources;
a photosensitive sensor unit for transmitting light source
detection signals to the microprocessor unit which issues
signals to the lighting unit;
an operation unit for entering the passwords to the
microprocessor unit to release alarm conditions of the
detection processor;
a display unit for displaying operation and status signals
issued from the microprocessor unit;
an alarm unit for receiving signals from the
microprocessor unit and transmitting signals to an alarm
indication light;
a speaker unit for receiving signals from the
microprocessor unit and generating sound to alert operators;
and
a SOS unit for receiving signals from a SOS key and
transmitting signals to the microprocessor unit which issues
signals to the lighting unit, the speaker unit and the radio
emission unit.
3. The multi-processor burglar-proof apparatus of claim 1,
wherein the detection processor has a case which has a
surface containing:
9

a numerical input interface for entering/resetting the
passwords;
a functional input interface;
a display interface;
an alarm indication light;
an indication light;
a detection device; and
a switch;
wherein the detection device includes an infrared light
sensor for automatically detecting human body temperature or
moving signals and a photosensitive sensor for automatically
detecting brightness of light sources;
wherein the functional input interface includes a lighting key, a
luminescent key, a flashlight key, a time key, a power failure
lighting key, an automatic lightening key, an automatic voice
dialing key, and a SOS key.

Description

Note: Descriptions are shown in the official language in which they were submitted.


CA 02431968 2003-06-11
MULTI-PROCESSOR BURGLAR-PROOF
APPARATUS
FIELD OF THE INVENTION
The present invention relates to a burglar-proof apparatus
and particularly to a multi-processor burglar-proof apparatus
that has a plurality of detection processors each is separately
linked to a radio alarm and a radio help system by radio
signals.
BACKGROUND OF THE INVENTION
Conventional burglar-proof systems such as the one shown
in FIG. 1 generally have a plurality of sensors 2 installed on
locations where intruders might invade and a receiving
processor 1 located at a selected position. Such a
burglar-proof system must have the receiving processor 1
installing on a fixed location. As installation of the receiving
processor 1 must take into account of the possibility of being
sabotaged, it must be located in a secret or concealed area.
Because once the receiving processor 1 is damaged, all the
sensors 2 are not effective and become useless. Since the
receiving processor 1 has to be installed on a concealed
location, user operation and maintenance becomes
inconvenient.
Moreover, the size of the receiving processor 1 and sensors
2 is quite bulky. Except on some selected locations, they are
not portable. In the event of natural disasters occur (such as
1

CA 02431968 2007-03-22
earth quake, power failure, flood, avalanche, fire, or the like), they also
do not provide help or contingent functions.
SUMMARY OF THE INVENTION
Therefore the object of the invention is to provide a multi-processor
burglar-proof apparatus that has a plurality of detection processors. At
least one detection processor is located in each detection area. Each
detection processor is separately linked to a radio alarm and a radio help
system by radio signals.
Another object of the invention is to provide a help function in the
event of natural disasters occur. As each detection area has a detection
processor, users can easily access the detection processor and use the
functional input interface to ask for external assistance.
In one particular embodiment there is provided a multi-processor
burglar-proof apparatus comprising a plurality of detection processors
with at least one detection processor located in each detection area and
each detection processor is separately linked to a radio alarm and a radio
help system by radio signals, the detection processor having a control
circuit which includes a first control unit and a second control unit, the
second control unit being connected to the first control unit;
wherein the first control unit includes:
a memory unit for storing signal status;
a microprocessor unit for processing and controlling signals and
comparing passwords input with passwords pre-stored in the memory unit
to process decoding;
an infrared light sensor unit for emitting infrared light detection
signals to the microprocessor unit;
a radio emission unit for emitting signals from the microprocessor
unit;
2

CA 02431968 2007-03-22
a radio alarm for receiving signals from the radio emission unit;
a radio help system for receiving signals from the radio emission
unit;
a backup power supply unit for providing backup electric power
supply to the control circuit and to charge through a charge circuit, the
backup power supply unit being connected to the microprocessor unit.
The foregoing, as well as additional objects, features and
advantages of the invention will be more readily apparent from the
following detailed description, which proceeds with reference to the
accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a configuration layout of a conventional burglar-proof system;
FIG. 2 is a perspective view of the present invention;
FIG. 3 is a block diagram of the control circuit of the present invention;
FIGS. 4A through 4K are circuit diagrams of the present
2a

CA 02431968 2003-06-11
invention.
FIG.5 is a configuration layout of the present invention.
DETAILED DESCRIPTION OF THE PREFERRED
EMBODIMENT
Please referring to FIG. 2, the multi-processor
burglar-proof apparatus of the invention has at least one
detection processor 10 installed on each detection area T. A
plurality of the detection processors 10 are organized to form
the burglar-proof apparatus of the invention. Each detection
processor 10 has a case surface which contains:
a numerical input interface 11 for entering or setting
passwords to release or reset the alarm of the detection
processor 10, a functional input interface 12, a display
interface 13, an alarm indication light 14, an indication light
15, a detection device 16 and a switch 17.
The detection device 16 includes:
an infrared light sensor 160 (may be a human body infrared
light sensor) to automatically detect human body temperature
or moving signals, a photosensitive sensor 161 to
automatically detect brightness of light sources. The switch 17
is used to activate ON or OFF of the detection device 16, and
the alarm indication light 14 illuminates when the switch 17 is
activated.
The functional input interface 12 includes a lighting key
120, a luminescent key 121, a flashlight key 122, a time key
3

CA 02431968 2003-06-11
123, a power failure lighting key 124, an automatic lightening
key 125, an automatic voice dialing key 126, and a SOS key
127.
In addition, referring to FIGS. 3 and 4A through 4K, the
detection processor 10 includes a control circuit 20 which has
a first control unit 21 and a second control unit 22. The first
control unit 21 includes:
an infrared light sensor unit 201 for receiving signals from
the infrared light sensor 160 and emitting detection signals to
a microprocessor unit 204 which in turn issues signals to a
radio emission unit 206, a memory unit 203 for storing signal
status of other units such as password signals of an operation
unit 202 or detected signals of the infrared light sensor unit
201, the microprocessor unit 204 which processes and controls
the signals of other units and compares the passwords entered
from the operation unit 202 with the password signals pre-
stored in the memory unit 203 for decoding, the radio
emission unit -206 which transmits the signals (such as alarm
status and data) processed by the microprocessor unit 204 to a
radio alarm 30 and a radio help system 40 by radio signals,
and a power supply backup unit 210 which provides backup
power supply for the control circuit 20 in the event of power
failure. A charger unit 213 is included to charge electric
power.
The second control unit includes: a photosensitive
4

CA 02431968 2003-06-11
detection unit 200 for receiving signals detected by the
photosensitive sensor 161 and transmitting the signals to the
microprocessor unit 204 which in turn issues signals to a
lighting unit 208, the operation unit 202 for entering input
password signals into the microprocessor unit 204 to release
the alarm condition of the detection processor 10, a display
unit 207 to receive operation and status signals delivered by
the microprocessor unit 204 and display the signals on the
display interface 13, the lighting unit 208 receiving the signals
from the microprocessor unit 204 to determine whether to turn
light sources ON or OFF and adjust light brightness, an alarm
unit 209 which receives signals from the microprocessor unit
204 and transmit signals to an alarm indication light 14, a
speaker unit 211 which receives signals from the
microprocessor unit 204 and generates alarm sound to alert
operators, and a SOS help unit 212 which receives signals
from the SOS key 127 and delivers signals to the
microprocessor unit 204 so that the microprocessor unit 204
may generate Morse codes to the lighting unit 208, speaker
unit 211 and radio emission unit 206.
Referring to FIGS. 2, 3 and 5, by means of the construction
set forth above, the multi-processor burglar-proof apparatus of the
invention can achieve the following effects:
1. Each detection area T has at least one detection processor 10,
and a plurality of the detection processors 10 form the
5

CA 02431968 2003-06-11
multi-processor burglar-proof apparatus. And each detection
processor 10 is separately linked to the radio alarm 30 and
the radio help system 40 through a radio transmission. Thus
when intruders invade and are detected by the infrared light
sensor 160, the microprocessor unit 204 of the control circuit
20 transmits signals to the radio, alarm 30 and the radio help
system 40 by radio signals to achieve burglar prevention
object. It is to be noted that even if the intruder discovers and
disables the detection processor 10 in one detection area T, the
detection processors 10 in the rest detection areas T are still
functionable and can continuously process detection.
Moreover, when the detection processor 10 is disabled, the
detection signals have already been sent to the radio alarm 30
and the radio help system 40. This is a significant difference
from the conventional burglar-proof systems. As the
conventional burglar-proof systems generally have a plurality
of sensors 2 located in each detection area, and a single
processor 1 receives the detected signals from the sensors 2
and activates the alarm and help system 3 and 4, once the
processor 1 is disabled, all the sensors 2 deployed in the house
are useless.
2. The detection processor 10 of the invention has a backup
power supply unit 210. Power failure is not a concern.
Moreover, users can easily reset and release the password of
alarm status through the numerical input interface 11 of the
6

CA 02431968 2003-06-11
detection processor 10. Thus the detection processor 10 may
be installed wherever users want without the need of
concealing. Once the detection processor 10 detects intruders,
a preset audio alarm will be generated, and light will be
projected to scare off the intruders and achieve burglar
prevention effect.
3. Aside from generating alarm or help signals when detecting
intruders, the SOS key 127 on the detection processor 10 may
also be used to generate Morse code signals in the event of
earth quake or fire to increase helping chance. Thus the
invention has a greater added value and is less likely be idled.
4. The invention can also provide other functions such as
illumination besides burglar prevention. The photosensitive
sensor unit 200 in the control circuit 20 of the detection
processor 10 can automatically detect the brightness of light
sources and transmit suitable signals to the microprocessor
unit 204 which issues signals to the lighting unit 208 to
control ON or OFF of the indication light 15. Thus in the
event of users return home at night or power failure occurs,
the detection processor 10 can automatically generates light to
indicate passages or escape routes. In the event of power
failure, the flashlight key 122, power failure lighting key
124, and automatic lightening key 125 of the detection
processor 10 can provide lighting function.
7

Representative Drawing
A single figure which represents the drawing illustrating the invention.
Administrative Status

2024-08-01:As part of the Next Generation Patents (NGP) transition, the Canadian Patents Database (CPD) now contains a more detailed Event History, which replicates the Event Log of our new back-office solution.

Please note that "Inactive:" events refers to events no longer in use in our new back-office solution.

For a clearer understanding of the status of the application/patent presented on this page, the site Disclaimer , as well as the definitions for Patent , Event History , Maintenance Fee  and Payment History  should be consulted.

Event History

Description Date
Time Limit for Reversal Expired 2010-06-11
Letter Sent 2009-06-11
Grant by Issuance 2008-07-29
Inactive: Cover page published 2008-07-28
Small Entity Declaration Request Received 2008-04-16
Pre-grant 2008-04-16
Small Entity Declaration Determined Compliant 2008-04-16
Inactive: Final fee received 2008-04-16
Notice of Allowance is Issued 2007-11-06
Letter Sent 2007-11-06
Notice of Allowance is Issued 2007-11-06
Inactive: IPC removed 2007-11-05
Inactive: IPC removed 2007-11-05
Inactive: IPC removed 2007-08-29
Inactive: Approved for allowance (AFA) 2007-08-20
Amendment Received - Voluntary Amendment 2007-03-22
Inactive: S.30(2) Rules - Examiner requisition 2006-10-12
Inactive: S.29 Rules - Examiner requisition 2006-10-12
Application Published (Open to Public Inspection) 2004-12-11
Inactive: Cover page published 2004-12-10
Inactive: IPC assigned 2003-08-01
Inactive: IPC assigned 2003-08-01
Inactive: IPC assigned 2003-08-01
Inactive: IPC assigned 2003-08-01
Inactive: First IPC assigned 2003-08-01
Inactive: Filing certificate - RFE (English) 2003-07-17
Letter Sent 2003-07-17
Application Received - Regular National 2003-07-17
Small Entity Declaration Determined Compliant 2003-06-11
Request for Examination Requirements Determined Compliant 2003-06-11
All Requirements for Examination Determined Compliant 2003-06-11

Abandonment History

There is no abandonment history.

Maintenance Fee

The last payment was received on 2008-04-11

Note : If the full payment has not been received on or before the date indicated, a further fee may be required which may be one of the following

  • the reinstatement fee;
  • the late payment fee; or
  • additional fee to reverse deemed expiry.

Patent fees are adjusted on the 1st of January every year. The amounts above are the current amounts if received by December 31 of the current year.
Please refer to the CIPO Patent Fees web page to see all current fee amounts.

Fee History

Fee Type Anniversary Year Due Date Paid Date
Request for examination - small 2003-06-11
Application fee - small 2003-06-11
MF (application, 2nd anniv.) - small 02 2005-06-13 2005-06-07
MF (application, 3rd anniv.) - small 03 2006-06-12 2006-05-17
MF (application, 4th anniv.) - small 04 2007-06-11 2007-05-15
MF (application, 5th anniv.) - small 05 2008-06-11 2008-04-11
Final fee - small 2008-04-16
Owners on Record

Note: Records showing the ownership history in alphabetical order.

Current Owners on Record
YI-CHIA LIAO
Past Owners on Record
None
Past Owners that do not appear in the "Owners on Record" listing will appear in other documentation within the application.
Documents

To view selected files, please enter reCAPTCHA code :



To view images, click a link in the Document Description column (Temporarily unavailable). To download the documents, select one or more checkboxes in the first column and then click the "Download Selected in PDF format (Zip Archive)" or the "Download Selected as Single PDF" button.

List of published and non-published patent-specific documents on the CPD .

If you have any difficulty accessing content, you can call the Client Service Centre at 1-866-997-1936 or send them an e-mail at CIPO Client Service Centre.

({010=All Documents, 020=As Filed, 030=As Open to Public Inspection, 040=At Issuance, 050=Examination, 060=Incoming Correspondence, 070=Miscellaneous, 080=Outgoing Correspondence, 090=Payment})


Document
Description 
Date
(yyyy-mm-dd) 
Number of pages   Size of Image (KB) 
Claims 2003-06-10 3 102
Description 2003-06-10 7 319
Abstract 2003-06-10 1 10
Drawings 2003-06-10 10 194
Representative drawing 2003-10-02 1 16
Description 2007-03-21 8 347
Claims 2007-03-21 3 97
Acknowledgement of Request for Examination 2003-07-16 1 173
Filing Certificate (English) 2003-07-16 1 158
Reminder of maintenance fee due 2005-02-13 1 109
Commissioner's Notice - Application Found Allowable 2007-11-05 1 164
Maintenance Fee Notice 2009-07-22 1 171
Correspondence 2008-04-15 1 50