Note: Descriptions are shown in the official language in which they were submitted.
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
SYSTEMS AND METHODS FOR ASYNCHRONOUS
SAMPLING DATA CONVERSION
TECHNICAL FIELD
[0001] This disclosure relates to the sampling and processing of data
representing
alternating electric currents. More particularly, this disclosure relates to
sampling a first
alternating electric current having a first frequency at a sampling frequency,
sampling a
second alternating electric current having a second frequency at the sampling
frequency, and then converting the data samples using a conversion algorithm
to
compensate for any discrepancy caused by the difference between the first
frequency
and the second frequency.
BRIEF DESCRIPTION OF THE DRAWINGS
[0002] Additional aspects and advantages will be apparent from the following
detailed description of preferred embodiments, which proceeds with reference
to the
accompanying drawings.
[0003] Fig. 1 is a diagram of an intelligent electronic device configured to
monitor
and/or protect a generator and an intertie, according to one exemplary
embodiment.
[0004] Fig. 2 illustrates a method of sampling an alternating electric current
and
converting data samples to compensate for a difference between a frequency of
the
alternating electric current and another system frequency of an alternating
electric
current, according to one embodiment.
[0005] Fig. 3 illustrates a subroutine of the method of Fig. 2 of sampling an
alternating electric current at a sampling rate of 32 samples per cycle,
according to one
embodiment.
[0006] Fig. 4 illustrates a subroutine of the method of Fig. 2 of converting
data
samples to compensate for a difference between the frequency of an alternating
electric
current at the intertie and the frequency of an alternating electric current
at the
generator, according to one embodiment.
1
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
[0007] Fig. 5 illustrates a subroutine of the method of Fig. 2 of using a
cosine filter
used to obtain a real part of a phasor from collected data samples
corresponding to an
alternating electric current, according to one embodiment.
[0008] Figs. 6 illustrates a 40 Hertz waveform reconstructed from data samples
taken at a sampling frequency of 1280 (40 * 32) Hertz and a calculated
magnitude of
the waveform, according to one embodiment.
[0009] Figs. 7 illustrates a 60 Hertz waveform reconstructed from data samples
taken at a sampling frequency of 1280 (40 * 32) Hertz and a calculated
magnitude of
the waveform, according to one embodiment.
[0010] Fig. 8 graphically illustrates a 60 Hertz waveform sampled at a
sampling
frequency of 1280 (40 * 32) Hertz being converted to calculate accurate
magnitudes,
according to one embodiment.
[0011] Fig. 9A illustrates a 60 Hertz waveform whose magnitude changes from 1
to
1.5 reconstructed from data samples converted by an asynchronous data sampling
conversion method as described herein, according to one embodiment.
[0012] Fig. 9B illustrates a magnitude calculation from the data samples of
Fig. 9A,
according to one embodiment.
[0013] Fig. 10A illustrates a 60 Hertz waveform whose magnitude changes from 1
to
1.5 reconstructed from data samples taken at a sampling frequency
corresponding to a
system frequency of 40 Hertz, according to one embodiment.
[0014] Fig. 10B illustrates a magnitude calculation from the data samples of
Fig. 10A, according to one embodiment.
[0015] Fig. 11 is a functional block diagram illustrating a method of
asynchronous
sampling data conversion, according to one embodiment.
[0016] In the following description, numerous specific details are provided
for a
thorough understanding of the various embodiments disclosed herein. However,
those
skilled in the art will recognize that the teachings disclosed herein can be
practiced
without one or more of the specific details, or with other methods,
components,
materials, etc. In addition, in some cases, well-known structures, materials,
or
operations may not be shown or described in detail in order to avoid obscuring
aspects
of the disclosure. Furthermore, the described features, structures, or
characteristics
may be combined in any suitable manner in one or more alternative embodiments.
2
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
DETAILED DESCRIPTION
[0017] When connecting an electrical generator to an intertie, the magnitude,
frequency and phase of an alternating electric current (AEC) produced by the
generator
are approximately synchronized to the magnitude, frequency, and phase of the
current
carried on the intertie. Damage may result to the generator or other equipment
if the
generator is not synchronized before it is connected. A protective device,
such as an
intelligent electronic device (IED) may be configured to monitor the generator
and to
determine when conditions are appropriate to connect or disconnect the
generator from
the intertie. The IED may monitor characteristics of the AEC produced by the
generator
and the AEC carried by the intertie, such as voltage magnitude, voltage
frequency,
voltage phase angle, current phase angle, current frequency, and other related
attributes.
[0018] In one application, the systems and methods disclosed herein may be
utilized
in connection with an IED used to monitor and selectively connect an
intermittent power
generator, such as a wind turbine, to a utility intertie. In the case of a
wind turbine,
changing wind conditions may cause an associated electrical generator to start
and
stop periodically. When a generator starts up, the frequency of an AEC
produced by
the generator is proportional to the rotation of the generator's input.
Accordingly, the
IED may be configured to determine when the electrical attributes of the AEC
produced
by the generator are suitable for connecting to the utility intertie. Of
course, a variety of
types of electrical generators may also be used in connection with the systems
and
methods disclosed herein.
[0019] In another application, the systems and methods disclosed herein may be
utilized in connection with an IED used to monitor and selectively connect two
islanded
portions of an electric power distribution system. In such an application, the
IED may
be configured to determine when the electrical attributes of one islanded
portion of the
electric power distribution system are suitable for connection to another
islanded
portion of the electric power distribution system.
[0020] Disclosed herein are systems and methods for converting data samples
obtained by sampling an AEC having a first frequency at a sampling frequency
corresponding to an AEC having a second frequency. In one embodiment, an IED
samples the AEC of the generator and the AEC of the intertie at a sampling
frequency
corresponding to the frequency of the generator. The sampling frequency
corresponds
to a sampling rate multiplied by a system frequency. The sampling rate may,
for
3
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
example, be 32 samples per cycle. If the generator is starting up, or for some
other
reason the system frequency of the generator has a system frequency that is
different
from the frequency of the AEC of the intertie, the data samples corresponding
to the
AEC of the intertie may require conversion in order to compensate for the
disparity
between the rate at which the AEC was sampled and the actual frequency.
Disclosed
herein are systems and methods for determining when such a conversion is
necessary
and for performing such a conversion.
[0021] The steps and exact functions of the algorithms illustrated and
described may
be manipulated or otherwise modified, yet still perform substantially the same
conversion process. Particularly, the mathematical manipulations may be
performed in
various orders and in various manners. The method may be performed using any
number of data manipulations, equations, matrices and/or mathematical
approximations. The exemplary algorithms and numerical manipulations set forth
herein are not intended to limit the scope of the disclosure, but rather are
provided to
illustrate several exemplary embodiments.
[0022] As used herein, the term "current" and variations thereof refers to the
flow of
electrical current, and is not indicative of time. In contrast, the words
"previous" and
"present" are used throughout the description and subsequent claims to
indicate time or
the order of events, unless context requires otherwise.
[0023] As used herein, the term "sampling frequency" refers to a system
frequency
multiplied by a sampling rate. For example, if a system frequency is 60 Hz and
a
sampling rate is 32 samples per cycle, the sampling frequency is equal to 1920
(60
32) Hz. In this example, a sampling clock may be set to sample data each
1/1920th of
a second.
[0024] As used herein, the term "sampling rate" refers to the number of
samples
obtained per cycle. A wide range of sampling frequencies may be utilized in
connection
with the present disclosure. In some embodiments, for example, a sampling rate
may
be equal to 32 samples per cycle. In other embodiments, a sample rate may be
equal
to 16 samples per cycle.
[0025] As used herein, the term "intelligent electronic device" or IED refers
to any
microprocessor-based device that monitors, controls, automates, and/or
protects
equipment within a system. Such devices may include, for example, remote
terminal
units, differential relays, distance relays, directional relays, feeder
relays, overcurrent
relays, voltage regulator controls, voltage relays, breaker failure relays,
generator
4
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
relays, motor relays, automation controllers, bay controllers, meters,
recloser controls,
communications processors, computing platforms, programmable logic controllers
(PLCs), programmable automation controllers, input and output modules, motor
drives,
and the like. IEDs gather status information from one or more pieces of
monitored
equipment, and may control various aspects relating to the monitored
equipment. IEDs
may receive information concerning monitored equipment using sensors,
transducers,
actuators, and the like.
[0026] Several aspects of the embodiments described below will be illustrated
as
software modules or components. As used herein, a software module or component
may include any type of computer instruction or computer executable code
located
within a memory device and/or transmitted as electronic signals over a system
bus or
wired or wireless network. A software module or component may, for instance,
comprise one or more physical or logical blocks of computer instructions,
which may be
organized as a routine, program, object, component, data structure, etc., that
performs
one or more tasks or implements particular abstract data types.
[0027] In certain embodiments, a particular software module or component may
comprise disparate instructions stored in different locations of a memory
device, which
together implement the described functionality of the module. Indeed, a module
or
component may comprise a single instruction or many instructions, and may be
distributed over several different code segments, among different programs,
and across
several memory devices. Some embodiments may be practiced in a distributed
computing environment where tasks are performed by a remote processing device
linked through a communications network. In a distributed computing
environment,
software modules or components may be located in local and/or remote memory
storage devices. In addition, data being tied or rendered together in a
database record
may be resident in the same memory device, or across several memory devices,
and
may be linked together in fields of a record in a database across a network.
[0028] Embodiments may be provided as a computer program product including a
machine-readable medium having stored thereon instructions that may be used to
program a computer (or other electronic device) to perform processes described
herein.
The machine-readable medium may include, but is not limited to, hard drives,
floppy
diskettes, optical disks, CD-ROMs, DVD-ROMs, ROMs, RAMs, EPROMs, EEPROMs,
magnetic or optical cards, solid-state memory devices, or other types of
media/machine-readable medium suitable for storing electronic instructions.
5
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
[0029] Reference in the specification to "one embodiment" or "an embodiment"
means that a particular feature, structure, or characteristic described in
connection with
the embodiment is included in at least one embodiment. The appearance of the
phrase
"in one embodiment" in various places in the specification are not necessarily
all
referring to the same embodiment.
[0030] Fig. 1 illustrates an IED 102 configured to monitor and protect a
generator
180 and an intertie connection 110. Intertie connection 110 may connect to a
power
grid (not shown). According to various embodiments, intertie 110 is configured
to carry
an AEC, and generator 180 is configured to generate an AEC.
[0031] As illustrated in Fig. 1, IED 102 is configured to monitor and protect
both
generator 180 and intertie 110 by selectively actuating breakers 150 and 155.
In Fig. 1,
electrical power may be provided to load 185 by generator 180 or intertie 110.
When
BK2 155 is open and BK1 150 is closed, power is provided from intertie 110 to
load
185. Similarily, if BK 1 150 is open and BK2 155 is closed, power is provided
from
generator 180 to load. If both BK1 150 and BK2 155 are closed, power may be
provided to load 185 by both intertie 110 and generator 180.
[0032] IED 102 may track electrical characteristics of the AEC produced by
generator 180 and the AEC transmitted by intertie 110. IED 102 may be
configured to
measure the frequency, phase, magnitude, and other attributes of both the AEC
produced by generator 180 and the AEC carried by intertie 110 to ensure that
specified
conditions are satisfied before closing breaker BK2 155. According to one
embodiment, breaker BK2 155 is not closed until the phase, voltage magnitude,
and
frequency of the AEC of generator 180 is approximately equal to the phase,
voltage
magnitude, and frequency of the AEC of intertie 110.
[0033] Once the AEC of generator 180 and the AEC of intertie 110 satisfy one
or
more specified conditions, IED 102 may actuate breaker BK2 155, and generator
180
may supply power to intertie 110. In some embodiments, IED 102 monitors both
the
AEC of generator 180 and the AEC of intertie 110 after BK2 155 is closed. If
IED 102
detects certain conditions, such as a fault or overcurrent, it may actuate BK1
150 to
disconnect intertie 110 from generator 180.
[0034] BK2 155 may be selectively actuated to connect generator 180 to load
185.
When BK2 155 is closed, generator 180 is connected to load 185. When BK2 155
is
closed, PT2 133 may measure the output of generator 180 under load 185. With
BK2
6
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
155 closed and BK1 150 open, generator 180 is connected to load 185 but not to
utility
intertie 110.
[0035] As illustrated in Fig. 1, IED 102 is communicatively connected to
voltage (or
potential) transformers (PTs) 130, 133, and 135 and current transformers (CTs)
140,
143, and 145. PTs 130, 133, and 135 and CTs 140, 143, and 145, allow IED 102
to
measure voltages, currents, and other electrical characteristics at various
points in
system 100. PTs and CTs may be coupled to IED 102 via various inputs. PT2 133
is
configured to allow IED 102 to measure a portion of system 100 between
breakers 150
and 155. PT3 135 is configured to allow IED 102 to measure the output of
generator
180. CT1 140 is configured to allow IED 102 to measure an AEC on intertie 110.
CT2
143 is configured to allow IED 102 to measure the grounded side current of the
generator 180, and CT3 145 measures the current flow at ground.
[0036] According to one embodiment, IED 102 measures the frequency of the AEC
of generator 180 and the frequency of the AEC of intertie 110 via one or more
PTs 130,
133, 135 and/or CTs 140, 143, 145. When generator 180 starts up, IED 102 may
be
configured to adjust its sampling frequency based on the AEC frequency of
generator
180. Since the AEC frequency of intertie 110 is likely different than the AEC
frequency
of generator 180, IED 102 either would include two different data acquisition
systems,
or would include a mechanism for correcting any error introduced by the
difference in
frequency. Certain embodiments may include two different data acquisition
systems in
IED 102; however, the cost of IED 102 may be increased by the inclusion of an
additional data acquisition system. In other embodiments, data conversion
module 105
may be configured to compensate for difference in frequency between generator
180
and utility intertie 110.
[0037] Alternative embodiments of system 100 may include more or fewer CTs
and/or PTs and/or other measurement devices configured to allow IED 102 to
measure
various aspects of system 100, such as current, voltage, and/or frequency.
Likewise,
system 100 may include one or more breakers, as illustrated in Fig. 1 or in
alternative
locations. System 100 may be also adapted to accommodate any number of phases
of
electrical power (e.g., three-phase power). In such embodiments, each phase of
power
may have related breakers.
[0038] In the illustrated embodiment, IED 102 includes a processor 107, a
memory,
and a data conversion module 105. A data bus 108 may provide a communication
link
between processor 107 and memory 109. Processor 107 may operate using any
7
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
number of processing rates, architectures, and may be implemented using a
general
purpose or application specific processor. Processor 107 may be configured to
perform
various algorithms and calculations described herein. Processor 107 may be
embodied
as a general purpose integrated circuit, an application specific integrated
circuit, a field-
programmable gate array, and other programmable logic devices.
[0039] IED 102 may include a memory 109. Memory 109 may be implemented
using a variety of technologies, including hard drives, floppy diskettes, RAM,
solid-state
memory devices, and other storage media suitable for storing electronic
instructions
and other data. Certain embodiments may be provided as a computer program
product
including a computer-readable storage medium having stored instructions
thereon that
may be used to program a computer (or other electronic device) to perform
processes
described herein.
[0040] Memory 109 may be the repository of software modules or other computer
readable instructions utilized by IED 102. In particular, data conversion
module 105
may reside on memory 109. Data conversion module 105 may perform a method,
such
as the method illustrated in Fig. 2, for converting data samples obtained by
sampling an
AEC having a first frequency at a sampling frequency corresponding to a second
AEC
frequency.
[0041] Memory 109 may also be the repository of a frequency calculation module
111, which may be configured to determine the AEC frequency of intertie 110 or
the
AEC frequency of generator 180. In one embodiment, frequency calculation
module
111 may determine instances of zero-crossings of a waveform, such as a voltage
waveform or a current waveform. Using the instances of the zero-crossings of
electric
waveform, frequency calculation module 111 may be capable of determining the
frequency of a waveform:
Frequency of Waveform = (1)
z#(TZCZ-TZCi)
where:
TZC1 is a time of a first zero crossing; and,
TZC2 is a time of the subsequent zero crossing.
[0042] In another embodiment, frequency calculation module 111 may calculate
times of peaks of a waveform. In yet another example, the frequency
calculation
module 111 may use a positive-sequence phasor ("PSP"), such as a positive
sequence
voltage phasor or a positive sequence current phasor, to calculate the signal
frequency.
Although the following example describes a technique of calculating the signal
8
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
frequency using the positive-sequence voltage phasor, the positive-sequence
current
phasor may be calculated and used in place of the positive-sequence voltage
phasor.
In a three-phase electrical power system, phasors for each phase are used to
calculate
the positive-sequence phasor. For example, the positive-sequence voltage
phasor is
calculated using the voltage phasors from each phase using:
1
Vl=3(VA+ aVB+a2VC) (2)
where:
V, is the positive-sequence voltage phasor;
VA, VB, and V, are voltage phasors for each of the three phases at a
particular point on the electrical power system; and
a is the complex number a = 1L120 .
[0043] In an example that will be referred to in describing Fig. 2 and
throughout this
disclosure, IED 102 (shown in Fig. 1) is configured to sample both intertie
110 and
generator 180 at the same sampling frequency, which may be set based on the
frequency of generator 180. In one example, IED 102 is configured to sample
the
electrical signals at various sample points in system 100 thirty-two times per
cycle of
the AEC of generator 180 (i.e., system 100 has a sampling rate of 32 samples
per
cycle). In this example, the sampling frequency of system 100 approximately
corresponds to the frequency of generator 180, and the data samples associated
with
intertie 110 may require conversion. Of course, in other examples, the
sampling
frequency may correspond to the frequency of intertie 110, and the data
samples
associated with generator 180 may require conversion. In still other examples,
some
fixed or arbitrary value may be chosen as the sampling frequency, and a set of
data
samples associated with generator 180 and a set of data samples associated
with
intertie 110 may require conversion.
[0044] Fig. 2 illustrates one embodiment of a method 200 of collecting and
converting a set of data samples of an AEC having a first frequency at a
sampling
frequency corresponding to a second AEC frequency. Method 200 may be performed
each quarter cycle 210 of the AEC produced by generator 180. Performing data
conversion each quarter cycle of the AEC may be advantageous because certain
attributes of the AEC may be calculated using any two real parts of a phasor
corresponding to data samples a quarter cycle apart. For example, samples
separated
by a quarter cycle may be used to calculate the voltage magnitude and phase
angle of
a sampled AEC. One method of calculating the magnitude is provided in the
following
9
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
equations, in which one cycle is equal to 32 steps, or values of k. Steps are
referred to
in the following equations and throughout this disclosure as k. Where one
cycle is
equal to 32 steps, one quarter cycle is equal to 8 steps.
Magnitude of Voltage = (REAL_V(k))2 + (REAL_V(k- 8))2 (3)
Magnitude of Current = (REAL_I(k))2 + (REAL_I(k - 8))2 (4)
If a sampling rate other than 32 is used, equations 3 and 4 may be modified to
ensure
that the two real parts are a quarter cycle apart. Additionally, alternative
methods
known to one having skill in the art for calculating the magnitude of the
voltage and/or
current are also possible.
[0045] A voltage and/or current phase angle may also be calculated using two
real
parts of phasors corresponding to data samples a quarter cycle apart. One
method of
calculating the voltage and/or current phase angle is provided in the
following equations
(5) and (6).
Phase angle of Voltage = tan-' P REAL V(k-8) P REAL V(k) (5)
Phase angle of Current = tan-' [P REAL I(k-8) (6)
P -REAL I(k)
[0046] If a sampling rate other than 32 samples per cycle is used, the
equations set
forth above may be modified to ensure that the two real parts are a quarter
cycle apart.
Additionally, alternative methods for calculating the magnitude and phase may
be
utilized. In various embodiments, data conversion may be performed more or
less
frequently than every quarter of a cycle. Any suitable method for calculating
characteristics of an AEC may be used in conjunction with the systems and
methods
disclosed herein.
[0047] Method 200 calls Subroutine Obtain Data Samples 240 if a quarter cycle
of
data is not ready to be processed. One exemplary embodiment of Subroutine
Obtain
Data Samples 240 is discussed below in connection with Fig. 3. The data
samples
obtained by Subroutine Obtain Data Samples are stored in a computer readable
buffer.
After a quarter cycle of data has been stored in the buffer, system 200
determines
whether data conversion is necessary 220. As will be described below in
reference to
Fig. 11, data conversion may only be necessary when there is a sufficient
discrepancy
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
between some characteristic, such as frequency, of the AEC of the generator
and the
AEC of the intertie. If data conversion is not necessary, the buffer is
cleared 230,
method 200 returns, and method 200 begins again.
[0048] If data conversion is necessary, method 200 calls Subroutine Data
Conversion 250 to generate converted data samples. Subroutine Data Conversion
250
may be called to generate converted data samples by using a conversion
algorithm to
compensate for a frequency difference between an AEC of the generator and an
AEC
of the intertie, or to compensate for some other difference. One exemplary
embodiment of Subroutine Data Conversion 250 is discussed below in connection
with
Fig. 4. The converted data samples are passed to Subroutine Cosine Filter 260
to
obtain real parts of phasors. One exemplary embodiment of Subroutine Cosine
Filter
260 is discussed below in connection with Fig. 5. Finally, at step 270, system
200
calculates a magnitude, phase angle, or other characteristic of the converted
data
samples.
[0049] Fig. 3 illustrates one embodiment of Subroutine Obtain Data Samples
240.
According to various embodiments, data samples may be processed in real time
or in
periodic increments, such as quarter cycle increments, full cycle increments,
or after a
predetermined number of data samples have been obtained. As an example, where
k
is the present sample step, data samples V(k-8) to V(k) may be obtained 310
and
stored 320. That is, the various voltage samples V(k-8) to V(k) are indexed
according
to k and stored respectively within a memory or other computer-readable
medium.
Similarly, current data samples as I(k-8) to I(k) may be obtained 330 and
stored 340.
According to some embodiments, including the embodiment illustrated in Fig. 2,
the
voltage and/or current samples are processed in quarter cycle increments.
However, in
other embodiments, the storing and processing of data samples may be done in
smaller
or larger increments.
[0050] Subroutine Obtain Data Samples may use a sampling frequency
corresponding to a sampling frequency different from a system frequency of an
AEC.
As such, it may be necessary to convert the data samples obtained prior to
performing
calculations. After obtaining the data samples, the data samples may be
converted by
Subroutine Data Conversion, an embodiment of which is illustrated in Fig. 4.
At step
400 converted voltage samples are generated, and at step 450 converted current
samples are generated. As an example, the following equations may be used to
11
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
generate a converted voltage data sample and a converted current data sample,
respectively.
V(k-1)*sin 360 *k* AF )-V(k)*sin( 360 *(k-1)* AF 360
(
(7)
Converted-V(k) (k) - s Rate F A AF S 360e F AEC SR-ate)
Sin( 360
S Rate*k*F AEC+S Rate)
360 AF 360 AF 360
!(k-1)*sin( *k* )-I(k)*sin( *(k-1)* )
Converted_I (k) - sRate F A 360 AF s R360 F AEC S Rate (8)
Sin(S Rate*k*F AEC+S Rate) ccJJ
In the above equations, sampling rate (S_Rate) multiplied by a frequency of
the AEC
(F_AEC) is the sampling frequency. In various embodiments, the sampling
frequency
may be S_Rate multiplied by the frequency of the AEC of the generator, or the
sampling frequency may be S_Rate multiplied by the frequency of the AEC of the
intertie. The difference between the frequency of the AEC of the generator and
the
frequency of the AEC of the intertie is represented as AF.
[0051] A converted voltage sample V(k), where k is the present sample, may be
obtained by using a present voltage data sample (e.g., V(k)), a previously
obtained
voltage data sample (e.g. V(k-1)), an AEC frequency (e.g., the frequency of
the AEC of
the generator or the frequency of the AEC of the intertie), and a cycle-based
sampling
rate, S_Rate. S_Rate is determined by the number of samples per cycle of a
system
frequency, and consequently determines an angle shift of each sample. For
example, if
the sampling rate, S_rate, is 32 samples per cycle, the angle shift of each
sample
equals to 11.25 because a full period of 360 divided into 32 equal samples is
11.25 .
Each stored voltage and each stored current obtained from Subroutine Obtain
Data
Samples (e.g., V(0) through V(8) and 1(0) through 1(8)) may be similarly
processed. A
processor may be configured to simultaneously perform a conversion algorithm
on 8
data samples, representative of a quarter cycle of an AEC sampled at a
sampling rate
of 32 samples per cycle. Alternatively, the processor may be configured to
perform
sequential processing of two data samples as soon as they are obtained, or to
perform
the processing only after data samples representative of one or more complete
cycles
have been obtained.
[0052] According to the embodiment illustrated in Fig. 4, a method for
generating a
converted data sample includes multiplying a previous data sample (e.g., V(k -
1)) by
a periodic function of a present sampling step, a cycle-based sampling rate,
and a
system frequency of the sampled AEC (e.g., sin (s Rate * k * F AEC i) then
subtracting
12
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
the product of a present data sample (e.g., V(k)) multiplied by a periodic
function of the
previous sampling step, the cycle-based sampling rate, and the system
frequency of 360
360 the sampled AEC (e.g., sin \S Rate * (k - 1) * F AEC S Rate)). and finally
dividing the
difference by a period function of the sampling rate, the cycle based sampling
rate, and
360 AF 360
the system frequency of the sampled AEC (e.g., sin G R
ae * k * F AEC + s Rate) [0053] Once converted data samples have been
generated, Subroutine Cosine Filter
may be used to obtain the real parts of the phasors representative of the
sampled AEC.
Fig. 5 illustrates one exemplary embodiment of Subroutine Cosine Filter. At
step 515,
Subroutine Cosine Filter employs the illustrated equation for obtaining the
real parts of
the phasors V_Real(k) of the voltage, while at step 525, Subroutine Cosine
Filter
employes the illustrated equation for obtaining the real parts of the phasors
I_Real(k) of
the current. As illustrated, according to one exemplary embodiment, the
equations
include a summation of a full cycle of converted data samples to obtain a
single real
part of a phasor. Alternative embodiments include half-cycle cosine filters,
configured
to generate the real part of a phasor using only enough data samples to
represent a
half-cycle. In certain embodiments, at step 515 and 525, values of Converted -
V(O)
through Converted_V(-31) may be initialized to zero if the available sampled
data is
less than a full cycle (e.g., 32 samples in the illustrated embodiment).
[0054] According to various embodiments, after an initial number of data
samples
are converted, an additional real part of a phasor is generated for each
additional
converted data sample provided. In one example having a sampling rate of 32
samples
per cycle, after 32 converted data samples are input, Subroutine Cosine Filter
generates one real part of a phasor for each additional converted data sample
provided. According to alternative embodiments, fewer than the number of
converted
data samples required to represent a full cycle of the AEC may be used to
generate
real parts of phasors because the algorithm is running each quarter cycle.
[0055] Figs. 6-1 OB illustrate graphically one method of converting data
samples
according to the systems and methods disclosed herein. Throughout Figs. 6-1 OB
the
horizontal axes of the graphs is a sampling step, k. In the illustrated
example, the
sampling step, k, is equal to 32 samples per cycle of a 40 Hz AEC. The
vertical axes
represent magnitude. The graphs are merely approximations and may not reflect
exact
calculations.
[0056] Fig. 6 illustrates a waveform 620 representative of an AEC with a
frequency
of 40 Hz and a magnitude of 1 sampled at a sampling rate of 32 samples per
cycle of a
13
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
40 Hz AEC. Fig. 6 also illustrates a magnitude calculation 610 of waveform 620
calculated using Eq. 3. Waveform 620 has a constant magnitude 610 of 1. It may
be
noted that magnitude calculation 610 lags behind waveform 620 by 8 samples, or
one
quarter cycle, because Eq. 3 requires two points separated by one quarter
cycle.
[0057] Fig. 7 illustrates a waveform 740 representative of an AEC with a
frequency
of 60 Hz and a magnitude of 1 sampled at a sampling rate of 32 samples per
cycle of a
40 Hz AEC. In comparing waveform 620, shown in Fig. 6, to waveform 740, the
higher
frequency may be noted. Unlike waveform 620, shown in Fig. 6, waveform 740 is
not
periodic every 32 samples. Accordingly, a magnitude calculation 730 determined
according to Eq. 3 is not accurate. Magnitude calculation 730 is not accurate
because
eight samples, or eight values of k, do not correspond to one quarter cycle of
waveform
740.
[0058] Fig. 8 illustrates graphically the conversion of data using the above
described
methods. Waveform 740 and magnitude calculation 730 are the same as in Fig. 7.
As
illustrated in Fig. 8, the data to be converted (e.g. waveform 740) is
processed by a
data conversion method 810. Data conversion method 810 may be an embodiment of
the method 200 illustrated in Fig. 2, or some other embodiment. The output of
data
conversion method 810 shows a converted waveform 830 and a converted
calculated
magnitude 820. In the illustrated embodiment, Eq. 7 is employed to generate
converted
waveform 830, and Eq. 3 is employed to generate converted calculated magnitude
820.
As illustrated, converted calculated magnitude 820 is equal to 1.
[0059] Returning to a discussion of Fig. 1, in addition to actuating breakers
150 and
155 to connect generator 180 to intertie 110, IED 102 may also be configured
to protect
generator 180 and/or intertie 110 from overcurrent or other fault situations.
According
to one embodiment, an IED 102 is capable of detecting a fault associated
either with
generator 180 and/or the intertie 110. In embodiments where IED 102 samples at
a
sampling frequency corresponding to the system frequency of the AEC of
generator
180, it may be necessary to use an asynchronous data sampling conversion
method
described herein to assure that the calculated intertie AEC attributes are
accurate.
[0060] According to one exemplary embodiment, IED 102 protects against faults
by
monitoring the magnitude of the current. If the magnitude of the current rises
above a
threshold magnitude, changes abruptly, fluctuates, or falls below a threshold
magnitude, IED 102 may respond by actuating breaker 150 and/or alerting a
technician.
14
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
[0061] Fig. 9A illustrates a waveform 910 representative of an AEC changing in
magnitude from 1 to 1.5. Fig. 9B is a graphical representation of the change
in
magnitude 920 of the waveform of Fig. 9A. As illustrated, the magnitude
changes over
approximately one cycle (32 sample points) from 1 to 1.5. According to some
embodiments, the method may result in minimal overshoot of the actual
magnitude.
However, according to alternative embodiments, using higher sampling rates
and/or a
greater number of data samples in each calculation the overshoot is minimized
or
removed completely.
[0062] In contrast, Fig. 10A illustrates a 60 Hz waveform 1010 of unconverted
data
samples obtained by sampling the same AEC of Fig. 9A using a sampling rate of
32
samples per cycle corresponding to a system frequency of 40 Hz. As Illustrated
in Fig.
10B, a resulting calculated magnitude 1020 generating using Eq. 3 is
erroneous.
Calculated magnitude 1020 depicts an oscillating waveform that inadequately
represents the magnitude transition from 1 to 1.5. Utilizing data conversion
techniques
described herein, data samples comprising waveform 1010 may be converted, and
a
resulting calculated magnitude may accurately illustrate the transition from a
magnitude
of 1 to a magnitude of 1.5.
[0063] Fig. 11 illustrates a function block diagram of a system 1100 for
determining
when data conversion may be required and for converting data samples. In the
embodiment illustrated in Fig. 11, system 1100 utilizes a sampling frequency
that is
approximately equal to the product of a frequency of an AEC from a generator
(not
shown) and S_rate (e.g., 32 samples per cycle). The sampling frequency is used
to
sample an AEC produced by the generator and an AEC carried by an intertie.
System
1100 obtains voltage (Vg, Vi) and/or current (Ig, li) data samples 1110 and
1125 of both
the AEC produced by the generator and the AEC carried by the intertie. As
illustrated,
no data conversion is required for generator voltage (Vg) and/or current (Ig)
data
samples because the sampling frequency is approximately equal to the product
of the
actual frequency of the AEC of the generator and S_rate (e.g., 32 samples per
cycle).
Accordingly, after passing the collected generator voltage (Vg) and/or current
(Ig) data
samples through a Cosine Filter 1115, system 1100 may determine various
characteristics of the AEC 1120 produced by the generator, including phase
angles and
magnitudes.
[0064] As indicated above, the sampling frequency of system 1100 is
approximately
equal to the product of frequency of the AEC of the generator and S_rate
(e.g., 32
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
samples per cycle). In some situations, the sampling frequency may differ from
the
value of frequency of the AEC of the intertie multiplied by S_rate.
Consequently,
intertie voltage and current samples (Vi) and/or current (Ii) data samples
1125 may be
passed through data conversion 1135. Data conversion 1135 generates converted
data samples, which may be passed to a cosine filter 1140. System 1100 may
then
determine various characteristics of the intertie AEC 1145. In certain
embodiments,
cosine filter 1115 and cosine filter 1140 may be implemented as a single
cosine filter.
[0065] According to the illustrated embodiment, system 1100 determines whether
data conversion 1135 of voltage samples and/or current samples is necessary
using
the difference between the frequency of the AEC of the intertie and the
frequency of the
AEC of the generator. Where the difference between these frequencies is less
than a
threshold (e.g., 2 Hz in the illustrated embodiment), the data samples may not
require
data conversion 1135. As illustrated in Fig. 11, according to one embodiment
the
generator frequency 1150 and the intertie frequency 1155 are used to determine
a delta
frequency 1160. A comparator 1165 is used to compare delta frequency 1160 with
a
2 Hz threshold frequency. According to alternative embodiments, the threshold
frequency may be as low as 0 Hz or as high as desired.
[0066] According to one embodiment, the output of a comparator 1165, together
with a generator word bit 1170 and an intertie word bit 1175. These signals
are inputs
to logic gate 1180. The output of logic gate 1180 determines whether intertie
voltage
and current samples are passed to data conversion 1135. The output of logic
gate
1180 may also be an output of system 1100 as an asynchronous sampling data
conversion word bit 1185. When the output of the comparator 1165 and word bits
1170
and 1175 are high (e.g., are a logical 1) the delta frequency 1160 is greater
than 2 Hz,
and a switch 1130 is actuated, directing collected data samples 1125 through
data
conversion 1135. According to one such embodiment, when the delta frequency
1160
is less than 2 Hz, no data conversion is needed and the switch 1130 directs
collected
data samples 1125 directly through cosine filter 1140. System 1100 may then
determine various characteristics of the intertie AEC 1145. In one embodiment,
the
generator word bit is equal to 1 if generator frequency measurement is correct
(e.g., the
signal is strong enough for zero-crossing detection logic to measure the
frequency).
The intertie word bit is equal to 1 if intertie frequency measurement is
correct (e.g., the
signal is strong enough for zero-crossing detection logic to measure the
frequency).
Generator word bit 1170 and intertie word bit 1175 may be utilized to indicate
that data
16
CA 02771380 2012-02-16
WO 2011/022153 PCT/US2010/042597
conversion 1135 may rely on the generator frequency 1150 and the intertie
frequency
1155. The ASDC word bit is the indication of when data are processed through
data
conversion 1135. ASDC word bit 1185 may be utilized in analysis to verify
conditions in
case of a fault.
[0067] In an alternative embodiment, a sampling frequency may correspond to a
predetermined sampling frequency. Such a predetermined sampling frequency may
or
may not be a constant frequency. According to some embodiments, the
predetermined
sampling frequency is user selected, constant, or based on the measured
frequencies
of the AEC of the generator, the AEC of the intertie, and/or other conditions
within the
system.
[0068] The above description provides numerous specific details for a thorough
understanding of the embodiments described herein. However, those of skill in
the art
will recognize that one or more of the specific details may be omitted, or
other methods,
components, or materials may be used. In some cases, operations are not shown
or
described in detail.
[0069] While specific embodiments and applications of the disclosure have been
illustrated and described, it is to be understood that the disclosure is not
limited to the
precise configuration and components disclosed herein. Various modifications,
changes, and variations apparent to those of skill in the art may be made in
the
arrangement, operation, and details of the methods and systems of the
disclosure
without departing from the spirit and scope of the disclosure.
17
