Note: Descriptions are shown in the official language in which they were submitted.
7~2~
R~ 11165
Backqround of the Invention
The present invention relates to load control
and switching circuits and, more par~icularly, ~G novel
remotely controllable circuits for controlling the
05 presence and amplitude of power ~onsumed by a load.
It is desirable to actuate each of a plurality
of power-consuming loads, and to set the power~con~
sumption level thereof, from a central con~rol facility.
Switchin~ and control of the power-consuming loads
are advantage~usly commanded both manually and on a
programmed basis. Fuxther, a system allowing such
load activa~ion and level ~ontrol will advantageously
provide a common transmission medium between the central
facility and all of the plurality of remote locations,
to reduce cost of the system. For example, all of
the lights in a residence may be controlled by a central
f ac: ility allowing the light level in each room of the
residense to be adjusted on a time-o~-day schedule,
while further providing for manual intervention from
specific locations (such as at the house entrance or
in the master bedroom) for controlling all light sources
within that residence.
Heretoforel individual wiring, between remote
switches and each load to be energized and level controlled,
was commo~ly utilized. More recently, centrally-pro-
grammable load switching systems have been utilized
~'752~
RD-11165
for the purpose of enabling and disabling current Elow
through a particular load; active control of the power
consumption of a single load has not been hitherto
possible in programmable, central-control systems~
05 Accordingly, remotely load control and switching circuits
for use in such a system, are highly desirable.
In accordance with the invention, a load control
and switching cir~uit for controlling power consumption
in each of at least one load coupled thereto, includes
a gateable, bidirectionally-conductive device, gated
by either a ingle symmetrically-conductive device,
or a pair of asymmetrically-conductive devices, responsive
to a control signal. The control signal ~ay be either
the pulse-width of an anaIog pulse-width-modulated
signal, or the amplitude o~ an analog D.C. voltage
control signal. The chosen one of the pulse-width-
modulated or variable-amplitude signals is furnished
at the input to the load control and switching means.
In presently preferred embodiments, one of a photo-
resistive element or an asymmetrically-conductive device
is utilized to gate the load-current-control element,
also responsive to the control signal developed responsive
to the commands received from a central facility.
~ccordingly, it is one object of the present
invention to provide novel load control and switching
circuits for switching and controlling the power-consump-
tion of a load connected thereto.
2 5
RD-1116
This and other objects of the present invention
will become apparent to those skilled in the art upon
consideration of the following detailed deseription,
when taken in conjunction wi~!h ~he drawings.
ns
Figure 1 is a schema~ic diagram of a prior art
means for swi~chable connecting a power-consuming load
to a power source, and o~her prior art means for manually
controlling the power-con~umption level of the load;
Figure 2 is a block diagram of a programmable
load control and switching system, in which the novel
load switching and control circuits o the present
invention may be used;
~igures 2a-2d are schematic diagrams of
several pr~sPntly preferred embodiments of load control
and switching means usable in the sys~em of Figure
2; and
Figures 3a and 3b are schema~ic diagrams of
other presently preferred load control and switching means
for use in. ~he system of Figure 2; and
Figure 4a and 4b are schematic diagrams of power
supplies for supplying D.C. operating potential to the load
control and switching circuits.
Detailed Descri tion of the Invention
Referriny initially to Figure 1, a prior art
load control circuit 10, for controlling the magnitude
of average power applied to a load 11 frQm a sinusoidal
~ -3-
5~5
RD-11165
power source 12, comprises a power switching section
14 and a power magnitude control section 15 in series
electrical connection in the hot line 12a from the
source to the hot line connection ~' of the load.
05 The neutral terminal 12b of the source is connected
via neu~ral wire N directly to the neutxal connection
of the load. Power control section 14, as is well-
known i~ the art, may consist of a single-pole, sinyle
throw switch if load con~rol from a single location
is desired~ Where power switching from each of a pair
of central locations is desired, a pair of single-pole,
double-throw switch means 17 and 18 (as illustrated)
are used. The ~witch means each have a common terminal
17a and 18a, respectively connected to the hot line
12a from the source and ~o the hot line input H of
the magnitude con rol section 15. Like switch contacts
17 a~d 18b or 17c and 18c are connected together by
intermediate wire 20a and 20b, respectively, to allow
connection of the source hot line 12a to the hot input
H of the power control unit for switching power from
each of the pair of locations. Other well-known schemes
may be used for allowing power to be switched, from
a plurality of locations, between a source and a load.
Average power magnitude control section 15 includes
a gateable device 22, such as a triac and-the like,
having a controlled main circuit in series wikh the
line and conducting responsive to the signal at a gate
RD-11165
control electrode 22a thereof. Typically, a four-layer
triggering device 24 i5 connected between gate electrode
22a and the control point Y of a variable-phase-shift
network, including a capacitance element 26 and a variable
oS resistance 28. The remaining terminals of device 22
are respectively connected to the hot line input ~
and the hot line output H' of the magnitude control
means 15. As is well~known, adjustment of the magnitude
of variable resistance 28 changes the phase angle of
1~ the A.C. waveform at triggering device 24~ causing
device 24 to conduct a~ an adjustable time, in each
cycle~ after a zero crossing of the source waveform.
When device 24 conducts~ a gating signal is applied
to the gate eleckrode 22a of the series device 22,
allowing current to be drawn by the load during a variable
portion of the sinusoidal waveform of the power supply,
thus varying the average current, and powerl drawn
by load 11. It will be seen that the load power magnitude
may be adjusted from only one physical location (that
2Q location at which variable resistance 28 is located)
even if the power switching arrangements of section
14 are replaced by remote-control apparatus of either
manually or automatically actuated type~ It is therefore
desirable to be able to control the average power magnitude
of the load independently from more than one location,
as required in a multi-location power cont.rol system.
It is also desirable to provide a load power magnitude
control unit capable of external control.
RD-11165
~ 16~52l~3
One preferred system 100 for controlling load
power, for example, to dim the luminous output of a
plurality of incandescent lightiny sources, from, and
at, each of a multiplicity of locations, is shown in
Figure 2. The system, which is described and claimed
in United States patent 4,321,508 issued March 23, 1982
to Adler and Huber and assigned to the present assignee,
comprises a central facility 110, at which is located a
control computer 112. Computer 112 include a central processing
unit 112a interconnected with random-access memory (RAM)
112b and read-only memory (ROM) 112c, of sufficient storage
space for storing data and addresses of a desired
plurality of remote loads, and an input-output section
(I/O) 112d. The I/O section allows a manual command entry
keyboard 114 and an automatic command entry means 115
(which may be tape, disc, and the like mass storage means)
to provide information to the control computer means,
and to provide data to a display means 116. A digital
encoder and decoder means 118 is connected for two-
way communication with I/O section 112. The distinct
address of each of the plurality of remote locations, as
well as the data to be transmitted thereto, is received
from the I/O section and encoded into the particular
transmission format utilized by encoder-decoder means
118. The encoded data is then provided to a universal
asynchronous-synchronous receiver transmitter means
~ ~752~ RD-1116~
~UASRT) 119, for communication via a selected transmission
media to all of the plurality o remote locations.
Similarly, encoded data from a remote location is received
by UA5RT 119, from the trahsmission media, and is provided
05 to encoder-decoder means 118 for decoding, and subsequent
presentation to the I/O section 112d of the central
control computer means 112.
Ak each of a plurality of remote loca~ions 120,
a universal asynchronous-synchronous receiver transmitter
means (UASRT) 121 receives the encoded address and
data transmi~sion from the media and provides the received
transmission to an encoder-decoder means 122. The
incoming transmission is decoded and the address portion
of the transmission is checked against local address
data stored in local address data means 123 (which
may be a switch matrix, read-only memory or the like
apparatus). If the local address data corresponds
to the address sent as part of a p~rticular transmission,
decoder m~ans 122 provides the data portion of that
transmission to a control means 124. Similarly, data
from each local control means 124, which data may be
modified by an associated local manual control means
125 for varying the magnitude of power applied to a
local load 130, is provided to encoder-decoder means
122, in addition to local address data from local address
data means 123 and communications data provided by
a local communications-to central-location me:~ns 126.
--7--
5 2 ~
RD-11165
The local address data (supplied by means 123J and
any additional data supplied by one or both of local
` manual control means 125 or local communications means
126, is encoded in means 122 and provided to UASR~ 121.
05 The encoded address and data transmission is then sent
via the transmission media to central facility llOo
At the central facility, UASRT 11~ provides the incoming
data to encoder-decodex means 118 for subsequent presen-
tation to the control computer means 112, as previously
10 described hereinabove. It should be understood that
the heretofore described portions of the load power
control system may be provided by systems such as are
descri~ed and claimed in U.S. Patents 4,167,786, issued
September 11, 197g; 4 ,173, 754, issued November 6, 1979;
4,185,272, issued January 2, 1980; or 4,213~182,
issued July 15, 1980, all of which patents are
assigned t~ the dssigneP of ~he present a~plicatlon~ Accor-
dingly, it should be understood that any system having
a central facility providing each of a plurality of
remote locations with data sufficient to provide each
uni~ue-local-address remote location with a control
data outpu~ at the outputs of control means 1~7, is
equally as well utili2able for that portion of ~he
system sho~n in Figure 2.
onnected to one of outputs 124a or 124b of
contrôl means 1~4 is a means, such a5 a pulse-width
modulator (P~ 28 or a digital-to-analog converter
--8--
RD-11165
(DAC) 129 receiving the digital data, recovered from
the transmission to the particu.Lar local address of
that one of the plurality of remote locations, for
conversion to a level-setting analog vol~age. ~hus,
05 the digital data, available a~ ~hat one of control
outputs 127a or 127b utilized, preferably establishes
the value a parameter of the output of that one o
PWM means 128 or ~AC means 129 utilized~ whereby a
signal is received at a control input X of a load control
10 switching means 135, which signal has a programmable
parameter, for example, programmable pulse-width in
a fixed pul~e-repe~ition-interval (if ~WM means 128
is utilized~ or programmable amplitude of a D.C. voltage
~if DAC means 129 is utilized)~ The programmably-esta-
blished parameter of the control voltage at switchingmeans input X establishes the durat:ion of the conduction
time during each half-cycle of the waveform of A.C.
power source 138. Load control means 135 may receive
operating potential from a power supply means 139,
pref erably connected across the control means, i.e.
efectively in series connection with load 130
In accordance with the invention, in
one presently preferred embodiment for use
in a remote lamp dimminy embodiment of system 100,
the "smart" or in~elligent swi~ch means 135 (which
performs both the "on-off" switching function and a
"dimming function") may be shown in Figure 2a. A gateable
~ ~ ~ ~
RD-11165
device 140, such as a triac and the like, has its anode-
cathode circuit connected in series between the hot
line input H and the colltrolled hot line output ~ ' .
A four-layer triggering device 142 is connected between
05 a gateable device gate electrode 140a and control point
Y'. A capacitor 144 is connected between the hot line
input H and control point Y'. A symmetrically-conducting
device 146 7 such as a MOSFET and the like, provides
a controlled resistance circuit~ e.g. the drain source
circuit of the MOSFET, betweerl hot line output ~II and
con~rol point Y'. Presently available MOSFETs generally
do not have a drain-source maximum voltage rating suffi-
cient to withstand the peak vol~age present be~.ween
hot and neutral conductors in a comme~cial power distri-
bution system, i.e. about 370 volts peak-peak on a
standard 120 VAC. lîne. Accordingly, a resistîve voltaye
divider 148, comprised of a first resistance element
148a connected between hot line input H and the semicon-
ductor drain electrode 146a, and a second resistant
element 148b connected between drain electrodé 146a
and ho~ output terminal H', is utilized to drop the
gateable device "off " voltage to a survivable level
for the par~icular symmetrical semiconductor device
146 utilized. (Resistive divider 148 may also be used
to limit the maximum available power duty cycle, as
the "on" true interval of element 140 is limited by
the product of capacitance C and the effective resistance
--10--
~ 5~ RD~ 5
o~ the divi~er.) The symmetrically conductive device
has a gate electrode 146c connec~ed to control erminal
X, to receive the pulse~width-modulated or variable-
amplitude analog voltage, respec~ively from PWM means
05 130 or DAC mens 132 tin Figure 2). In a pulse-width
modulated form of the system, the PW~ means outpu~
waveform -frequ~ncy is at least one (and preferrably
at least two~ orders of magnitude grea~er than the
requency of source 12, and the PWM means does not
have to be synci.~ro~ized with the source. Device 146
acts to control the SCR 140 emitter on or cut-off,
with the minimum pulse-width "on" time is much less
than the triac 140 conduction time interval d~, given
by dt=(C/I) dVf where dV is the ~hreshold voltage of
lS diac 142, I is the ~aturation current of.SCR 140 and
C is the capacitance of capacitor 144.
Device 146 may also be operated so as to be
sub~tantially nonc~nductive during an lnitial portion
of the pulse interval immedia~ely after each zero crossing
of the A.C. waveform the pulse interval now being, with as
as long as coextensive with, a half-cycle of the A.C. waveform.
At the termina~ion of the nonconductive initial interval,
the control input X voltage rises and causes device
146 to conduct for the remain~er of the source half-
cycle, until device 140 turns itself off at the end
of the half-cycle, when the voltage across device goes
to zero amplitude~ Conduction of device 146 increases
the control point Y' voltage to be greater than the
--11--
RD-11165
threshold voltage of trigger device 142, causing device
140 to conduct for a portion of each source waveform
half cycle thereby establishiny the magnitude of current
flowing through load 130.
05 In an analog-voltage-input form of the system,
the voLtage at control input X varies the sQurce-drain
channel resistance of device 146, to adjust the initial
time, during each half-cycle of the source waveform,
wherein the voltage aeross capaci~or 144 is less than
the thresholcl of trigger device 142; thus, gateable
device 140 is caused to conduct current to load 130
only during a latter por~.ion of each source waveform
half-cyle, which latter portion varles in duratio~
as a function of control input X voltage amplitude.
As shown in Figures 2b and 2r ~ other presently
preferred load current switching means embodiments
135' and 135 " each utilize a pair of asymmetrically-
conducting devices r which may b~ vMOsFETs, JFETs, bipolar
transistors and the like. In Figure 2b, field-effet
de~ices 150a and 150b each have a drain~source circuit
connected between control point Y' and control hot
line output ~' via one of protection diodes 15~a or
152b respectively. The gate electrodes of both devices
150a and 150b are tied in parallel to control input
X. The use of a pair of asymmetrically~-conduçting
VMOSFETs is desirable, as such VMOS devices are capable
of handling a high voltage of a single polarity, whereby
1 ~ii7 ~ ~ ~
RD-11165
each of protection diodes 152a and 152b conduct on
diffexent halves of the A.C. source waveform; the
remaining protection diode, e.g. diode 152a, is reverse-
biased during the half cycle where a first diode, e.g.
05 diode 152b, conducts, thereby protecting the associated
device, e.g. device 150b, from reverse-volta~e breakdown
failure. The modes of operation are similar to the
embodiment of Figure 2a. Tha~ is, in a pulse-wid~h-
imodulated ~ystem, during each half-cycle one of device
150a and 150b, e.g. device 150b, receives a control
input voltage, during an initial portion of each half-
cycle of the source waveform, such that conduction
does not occur; during the remaining hal~-cycle portionJ
the voltage between control input X and control point
Y' is greater than the switching threshold of devices
150, causing one of devices 150 to heavily conduct
during that portion of the half-cycle, whereby at some
point in each source waveform half-cycle, conduction
of one of devices 150a and 150b is initiated and a
relatively rapid rise in voltage across capacitor 144'
causes device 142' to trigger device 140 and allow
current flow to the load during that remaining half-
cycle portion. At the termination at each source waveform
half-cycle, the voltage across device 140' falls to
zero~ whereby the device 140' returns to the nonconductive
condition and remains nonconductive until the remaining
switching device, eOg. device 150a, begins conduction
-13-
RD- 1 1 1 6 5
at a corresponding point in a subsequent half-cycle
to retrigger device 140 ' to c:ause current to flow through
load 130. Operation with a PWM frequency much greater
than the f requency of source 12 can al90 be used ~
It will be seen, by reference ~o Figure 2G, tha~ asym-
metrical switching devices lSOa' and 150b' may be bipolar
transistors, rather than the asymmetrically-conductiny
field effect transis~ors of ~igure 2b. C.omplementary
polarity tran~istors are utilized, e.g. switching
transistor 150a' is a PNP device and switching transistor
150b' is a NPN device, whereby, for a control voltase
present between control input X and control point Y',
one of switching transistors 150a ' and 150b' will conduct
for a portion of alternating negative and positive
polarity half-cycle of the source waveform. The conductive
portion occurs for control voltage amplitudes which
are greater than the base-emitter conduction voltaqe
of the devices. Protection diodes 152a' and 152b'
prevent reverse conduction in the associated switching
transis~or during the remaining half-cycles of the
waveform. Thus, by adjustment of the amplitude of
the analog curreIlt at control input X, with respect
to control point Y', the initial time interval of each
half-cycle during which one of switching transistors
lSOa' and 150b' do not conduct is made adjustable.
A slmultaneous adjustment occurs in the ratio of conduc-
tion-to-total time interval during which current flows
through gateable device 140 ' to the load. Similarly,
-14-
7~2~
RD~ 5
for a pulse-width-modulated input waveform, the initial
portion thereof is of an amplitude sufficiently small
to prevent either switching device 150a' and 150b'
from conducting, with the time at which the input voltage
05 obtains a larger magnitude of alternating plurality,
causing one of the switching transi~tors to conduct,
being cont~ollable to control the portion of half-cycle
time during which current is conducted through device
140' to the loadc
Referring hOW to Figure 2d~ another
presently preferxed embodiment of a variable average
current control and switching means 135 " ' uses the
series gateable device 140' connected between source
control electrode 140a' is connected through a trigger
device 14?' to a capacitor 144'l at point 'Y. Point
'Y is connected to the load hot li.ne connection H'
by a variable photoresistance element 155, forming
a point of an optoelectronic isolation means 156.
The isolator also includes a light-emitting source
means 158, such as a light-emitting diode and the like,
coupled between a pair of floating ~isolated) control
terminals X and X'. Diode 158 emits optical flux of
magnitude responsive to the magnitude of an input current
I, flowing between terminasl X and X'. The photoresistance
element 155 intercepts at least a portion of the ~lux
emitted by means 158 and provides a resistance, between
points H' and Y', of magnitude controlled by the magnitude
of the input signal (current I), itselE provided by
-15-
5 ~ ~
RD-11165
one of DAC means 129 or PWM means 128. This embodimen~
achieves a high degree of isolation between the control
input and the load-corltrolling elements~
Other e~bodiments of variable average current
05 and switching means 135 may be provided by utilizing
only a single asymmetrically-conducting device, as
shown in Figure 3a and 3b. In these embodiments oE
means 135''', the gateable series pass semicsnductor
device 140'' is a triac, which, while not an asymmmetrically-
trig~ering device, may be triggered for either pasitiveor negative voltage across the cathode anode circuit
(from hot input terminal H to hot output terminal H')
thereof by means of a single-polarity voltage at the
gate electrode 140a " thereof, as the gate electrode
triggering vol~age levels are relatively close in magnitude
for the two opposite polarities. A negative potential
-V is made available at dimmer switching means 135,
which negative potential may be provided by a D.C.
voltage source as~ociated with the D.C. potential sou~ce(s)
re~uired for providing operatlng potential to the PWM
means 128 or DAG means 129, as ~ell as to the logic
circuitry utilized in UASRT 121, encoder-decoder means
122 and/or control means 124.
In Figure 3a, a bipolar switching tran~istor
160 is illustratively of the PNP type, having its emitter
electrode 160a connected to a source of positive operating
potential ~V. The transistor base electrode 160b is
. -16-
1 ~ ~7~25
RD-11165
connected to control input X. ~he transistor collector
electrode lÇOc is connected through a four-layer triggering
device 142'' to the gate electrode 140a'' of the gateable.
device. The transistor collector electrode 160c is
05 also connected, via a resistance element 162 of resistance
value Rc, to a negative operating potential -V inputO
Resistor 162 is paralleled by a capacitor 164, of capaci~
tance value C1O Resistance 162 serves to discharge
capacitance 164 and prevent false triggering of the
gateable device 140''; this discharge function is provided
in ~he symmetrical-switching embodiments of Figure
2a-2c, by conduction in alternately opposed directions
when the source voltage chan~es polarity in sequential
- half-cycles.
In Figure 3b, an asymmetrically-conducting field-
effect transistor 165 is utilixed with its drain electrode
165a connected to khe positiv~ operatin~ potential
+V source. The transistor gate electrode 165b is connected
to con~rol input Xr The transistor source electrode
165c is connected directly to the gate electrode 140a''
of ~he gateable deviGe, and through the paralleled
resistance 162-capacitance 16~ circuit to negative
ope~ating potential -V. A four-layer trigger device
is not re~uired for this embodiment, providing a further
reduction in switching means cost. Device 165 is a
P-channel device.
-17-
~ ~6~52~
RD-11165
In operation, the control voltage, at control
input X, is provided by one of PWM means 128 or DAC
means 129. The magni~ude of the vol~age pro~ide~ by
DAC means 129 is established such that the current
05 flowin~ thr~u~h the emitter-collector circuit of device
160 or the source~drain circuit of device 165, commences
charging of capacitance element 164 at the beginning
of each half-cycle of the source waveform~ At some
point in each source waveform half-cycle, the voltage
lQ across capac;tance element 16~ reaches a level sufficient
to cause devlce 1401' to conduct current to the load
connected ~e~ween the controlled hot terminal H' and
neu~ral terminal N'. At the end of the half-cycle,
gateable device 140 " automatically resumes the noncon-
ducting condition. Device 16G or 165 also become noncon-
ductive. Simultaneously, discharge of capacitance
element 164, occurs due to the presence of discharge
resi~tance 162.
I PWM means 128 is u~ilized, the pulse ou~put
thereof is applied at control input X with an initial
value such that semiconductive devices 160 or 165 cannot
conduct~ during an initial portion of each ~ource waveform
half-cycle. At some point durin~ the source waveform
half-cycle, a pulse amplitude charge occurs. The new
amplitude is sufficient ~ cause rapid increase in
current flow through that one of device~ 160 or 165
utilized, into capacitance element 164. At that time,
-18
11~7~?5
RD=11165
a "turn-on" signal appears ~t gateable device gate
electrode 140a''' and causes con~uction from the source
to the load for the remain~er of that hal~cycle.
Again, at ~he ~ermination a~ a particular half-cycle,
05 device 140'' ceases to conduct, and the voltage across
capacitance element 164 is reduced by discharge resistance
162, whereby gate elec~rode 140a'' doe~ not receive
a sufficien~ high gating voltage to cause con~uction
thereof until next commanded by the supplyin~ charge
to capacitance element 164 to raise the voltage thereof
to be greater than the gat~ electrode triggering voltage.
It should also be understood that the embodiments
af Figures 2a-2d, 3a and 3b may be utilized as a simple
on-off power switching circuit, if the inpu~ signal,
at control point X, is restricted to: a first level
selected to mai~tain the gateable device in the noncon-
ductive, or "off condition; and a second level selected
to be sufficiently high enough to assure that the gateable
element will remain in the conductive, or "on", condition
for substantially all of each source waveform half-
cycle. Further, operation is unaffected by placement
of the gateable devi~e in ~he neutral leg, whereby
the polarity af the input plug, as in appliance control
applications, is not important. Thus any remotely-
controlled power swi~ching function, such as appliance
--19--
~ 5~'~ RD-11165
outlet switching and the like, can be provided, as
well as providing a variable load curren~ amplitude
when the current is switched "on". By rem~tely controlling
both the on/off function and load power levels, preferably
05 over a shared communications link, which may be a twisted
wire pair, a coaxial cable, a powerline carrier~ radio
or optical link and the like, som~ or all of the electrical
power consumption loads in a building and.the like
can be controlled for greater convenience and economy~
The heretofore described load switching means
all require switching devices which will withstand
and block both polarities of the AoC~ line voltage,
to peak amplitudes on the order of ~200 volts, The
gateable device must also be a sym~etrical switch which
will pass both polarities of current; the gating circuit
for this device will advantageously respond to a single
polarity, low voltage signal (on the order of 5 volts
peak, such as is obtained from dig:ital logic)O
As previously set forth hereinabove, a power
supply 139 ~see Figure 2) for supplying an operating
potential (such as positive polarity operating potential
+V of Figures 3a and 3b is preferably in effective
series-connection with the load. Accordingly, standard
transformer techniques cannot be used nor can resistive
or capacitive voltage-dropping techniques be utilized
to provide the control means operating potential from
the relatively hiyh-voltage A.C. source 138, due to
~20-
RD-11165
~ ~L 6~ 2 ~
the undesirable heat generation and/or physical bulk
required. Suitable power supplies are described and
claimed in United States patent 4,333,138 issued
June 1, 1982 to Huber and assigned to the present assignee.
One such power supply 139, illustrated in Figure 4a,
has a supply input 139a connected to source hot line
terminal H and a power supply output common terminal 139b
connected to the load hot line output ~' of the load
control means 135. Input 139a is connected to the anode
of a series-pass diode 185, having its cathode connected
to a first terminal of a resistor 187 and to the collector
electrode 18ga of a series-pass transistor 189. The
series-pass transistor base electrode 189b is connected to
the remaining terminal of resistor 187, as is the anode of
a silicon-controlled rectifier (SCR) 191. The SCR cathode
is connected to power supply output common terminal 139b,
as is one terminal of an output filter capacitance 193.
The remaining terminal of capacitance 193 and
the series-pass transistor emitter electrode 189c are
connected to the power supply positive potential output
139c. The gate electrode of S~R 191 is connected to
the anode of a zener diode 195, having its cat-ode
connected to supply output terminal 139c.
In operation, at the start of each positive
half-cycle of the source waveform, the gateable device
- 21 -
$
- RD-1116S
140, in load control and switching means 135', is initially
nonconduc~ing, whereby the instantaneous source voltage
appears between load control and switch ing means hot
line input ~ and load control and switching means hot
05 line output H', and therefore between the power 5upply
input 139a and power supply output common 139b. Diode
185 is forward biased. Resistance 187 is selected
to cause transistor 189 to saturate, causing a current
to flow into and rapidly cha~ge output capacitor 193.
Typically, capacitor 193 is charge~ to the voltage
level required for the operating potential source ~a
magnitude of +V) for load control and switching means .
135, with the charging taking place in 1 millisecond
for a 60Hz source waveformO The zener voltage of zener
diode 195 rs chosen to provide a firing signal to the
gate electrode of SCR 191 when the voltage across capaci-
tance 193 reaches the desired power supply output potential
V, Upon firing, SCR 191 turns off tLansistor 185,
causing. cessation of current flow into capacitance
193. At the zero crossing between the positive and
negative half-cycle of the source AoCo waveform, the
SCR is reset. Diode 185 is reversed-biased during
the negative polarity half-cycle of the source waveform,
whereby power supply 139 operates only during each
25 positive polarity source waveform half cycle. Thus,
the desired operating potential V is provided by a
power supply having a very .Low duty-cycle, which allows
~1~7~
~D-11165
almost all of the source power to be available to the
control load 130. The power supply util.izes a relatively
low power transistor which, being switched from fully
saturated to fully cut-off, dissipates relatively little
ns energy and produces relatively little heat. It should
be understood that a negative operating potential may
be equally as well supplied by power supply means 139,
by the appropriate reversal of polarity of diodes 185
and 195, transistor 189 and SCR 191, such that the
output capacitance is charged during the negative polarity
source waveform half-cycleO
The power supply circuit of Fi~ure 4a is satisfac-
tory for ~nergizing operating loads having a power
drain of less than abou~ 1/4 watt. In some embodiments
of load control and switching means 135l, a positive
operating potential of about 8 volts, at an operating
current of about 70 milliampes (or a power level of
approximately 1/2 watt) is required~ A medium-output-
power~level power supply 139' is illu~trated in Figure 4b.
Power supply inp~lt 139a' is connected to source hot
line terminal H, while power supply output common connec~ -
tion 139b' is connected to controlled hotline output
H'. Input diode 185, SCR 191, output capacitance 193
and zener diode 195 are connected as in the low-power-
level power supply 139 of Figure 5a. Due to the greater
power level involved, serie~-pass transistor 189 is
replaced by a series-pass Darlington transistor arrangement
-23-
~ 5 RD-11165
189', having first and second transistors 1~7 and 198,
respectively. The saturation resistance 187 is replaced
by a current source 199 having a first diode 199a having
its anode connected to the cathode of diode 185 and
Q5 having its cathode connected to the ancde of a second
diode l99b. The cathode of diode l99b is connected
to the parallel-connected collector electrodes 1~7a
and 198a of transistors 197 and 198. One terminal
o~ a resistance l99c is connected to the cathode of
diode 185 and to the emitter electrode 200a of a PNP
transistor 2000 The base electrode 200b of curren~-
source transistor 200 is connected to the junction
be~ween the cathode of diode l~9b and collector electrodes
197a and 198a. The current-source transistor collector
electrode 200c is connected to the anode of 5CR 191
and to the base electrode 197b of transistor 197.
The emitter electrode 197c of the first transistor
in Darlington pair 189' as connec~ed to the base electxode
198b of the second Darlington transistor 198. The
seco~d Darlington transistor emi~ter elec~rode 198c
is connected to power supply output 139c'. Power supp~y
139' operates in manner similar to the hereinabove
described operation of power supply 139, with diode
185 being forward biased during each positive source
waveform half-cycle, whereby current source 199 supplies
a current, to the Darlington pair base electrode 197b,
of magnitudes sufficient ~o saturate both Darlington
-24-
~ ~fi~Cj
RD-11165
transistors and cause rapid charging of capacitance
193. The value of capacitance 193 is determined by
the allowable power supply ripple voltage, in accordance
with the ormula C-Vr(I~F), where C is the value of
05 capacitance 193 in farads, Vr is the allowable ripple
voltage, I is ~he current drawn f~om the output of
power supply 139'; and F is the power line frequency
~60Hz)~ Charging of capacitance 193 conti.nues until
a voltage, set by the zener voltage of diode 195, is
reached, whereupon SCR 191 is triggered and base drive
is removed from the Darlington transistor pair 189',
causing charging of capacitance 193 to terminate.
The SCR returns to the nonconduc~ive condition at the
end of the positive half-cycle. Again, it should be
understood that, while a positi~e voltag~ supply is
shown, a negative operating potential supply may be
equally as well implemented by reversing polarity of
all semiconduc~ive components 9 includiny diodes 185,
199a, l99b, and 195r transistors 197, 198 and 200 and
SCR 191.
There has just been described several embodiments
of circuitry for controlling the switching on and off
as well as controlling the magnitude of power applied
to each of at least one power-consuming loads.
Many variations and modifications will now occur
to those skilled in the art. It is my intent, therefore,
that I be limited only by the scope of the appending
claims and not by the specific details presented herein~
-25
