Note: Descriptions are shown in the official language in which they were submitted.
lo
BACKGROUND OF THE INVENTION
Field of the Invention:
The present invention relates to a method of
forming a thin semiconductor film and, more
particularly, to a method suitable for forming a
polysilicon film for a thin film transistor TUFT on an
insulating substrate.
Description of the Prior Art:
Conventionally, a polysilicon film for a
polysilicon thin film transistor (to be referred to as
a polysilicon TUFT hereinafter) is formed by the
following method. A polysilicon film is formed on a
substrate such as a quartz substrate by a lo pressure
chemical vapor deposition method (LPCVD method) or an
atmospheric pressure chemical vapor deposition method
(APCVD method). Tons such as Six are implanted in the
polysilicon film to convert the polysilicon film to an
amorphous film, and annealing or thermal oxidation is
performed to crystallize the amorphous film. With this
method, crystal grains of the resultant polysilicon
film are large. However, a TUFT using this polysilicon
film has a maximum electron mobility of about 100
cm2/V sea, which is insufficient for an application of
silicon on insulator (SO) (three-dimensional IT).
When the thickness of a polysilicon film formed by the
CUD method is less than 1,0~0 A, the crystal grains are
small and the trap density is large. Therefore, this
polysilicon film has small electron mobility and
lifetime T. Furthermore, the polysilicon film has an
electric conductivity a aOexp(-Ea/kT) (where Ha is
I
activation energy and T is absolute temperature) at
room temperature and does not show an activation type
conduction. The electric conductivity follows the rule
of variable range hopping given by:
a = aOexp(~AT )
As a result, the above-mentioned polysilicon film has
poor electrical characteristics.
Laser annealing can also be used to form a
polysilicon film. With this method, an amorphous
silicon film is formed by deposition on a substrate and
is irradiated with a laser beam to grow crystal grains.
A polysilicon foe formed by this method, however, has
poor electrical characteristics a For example, when a
film of this type is used to fabricate a TUFT, leakage
current is large. In addition, uniformity is difficult
to obtain when forming a large polysilicon film with
this method.
In order to achieve an SO application with a
higher electron mobility I, crystal grains of the
polysilicon film must be enlarged, and their
- orientation must be improved. Furthermore, in order to
simplify device design, the size and orientation of the
crystal grains should be easily controllable, and a
the same time planar uniformity of the film must be
achieved In spite of various attempts using a laser
or other methods, polysilicon films with a sufficiently
large crystal grain size and a good crystal grain
orientation cannot be uniformly formed at present.
A prior-art TUFT reference is exemplified in
the Thea Lecture Articles of the Japan Society of
I: - 2 -
Applied Physics (1984), Nos. pow to pow,
PUP 407 - 408. This reference describes an improvement
in a polysilicon TUFT having transistor characteristics
improved by an ultra-thin polysilicon film,
improvements in a solid-phase crystal crown growth
effect and conduction characteristics of the ultra-thin
polysilicon film obtained by thermal oxidation, and an
Improvement in transistor characteristics obtained by
annealing a structure in a hydrogen a~losphere at a
temperature of 400C after an Sweeney film is formed by a
plasma CUD method on the ultra-thin polysilicon TOT to
obtain the structure.
OBJECT AND SUMMARY OF THE INVENTION
_
It is an object of the present invention to
provide a method of forming a thin semiconductor film
free from the conventional drawbacks described above.
The background for the present invention will
ye described hereinafter. According to TV Thompson
Henry I. Smith OMIT, Apt., 44, P503 (1984)), a radius
us (= dS/2) of a secondary crystal grain grown by
annealing is given as:
us m) to
where dun is the diameter of a primary crystal grain
shown in Fig. 1, h is the thickness thereof, and t is
the annealing time. As is apparent from the relation
described above, the growth of the secondary crystal
grain is proportional to the annealing time t but is in
inverse proportion to the thickness h. The secondary
crystal grain growth is achieved by minimization-of-
an isotropic surface energy. For example, ions such as
_ 3 _
Lo
Six are implanted in a polysilicon film to temporarily
obtain an amorphous silicon film. The thickness of
this amorphous silicon film is then decreased, and
long-period annealing is performed to cause solid-phase
growth, thereby forming primary crystal grains.
Thereafter, secondary crystal grains are grown in
accordance with the proportional relation described
above.
The present invention has been achieved based
on the above findings.
According to the present invention, there is
provided a method of forming a thin semiconductor film,
comprising the steps of: forming a thin semiconductor
film on a predetermined substrate; implanting
predetermined ions in the thin semiconductor film to
convert the thin semiconductor film to a thin amorphous
semiconductor film; decreasing the thickness of the
thin amorphous semiconductor film to a predetermined
thickness; and annealing the thin amorphous
semiconductor film to cause solid-phase growth.
According to the method described above, a
large thin polycrystalline semiconductor film with a
crystal grain size larger than the conventional crystal
grain size and a good crystal grain orientation can be
uniformly formed at a low temperature. It it,
therefore, possible to use such a thin semiconductor
film in the fabrication of a thin film semiconductor
device with excellent electrical characteristics.
BRIEF DESCRIPTION OF THE DRAYING
Fig. 1 is a perspective view of a primary
, _ 4
crystal grain to explain growth from the primary
crystal grain to a secondary crystal grain;
Figs. PA to I are sectional views for
explaining the steps in manufacturing an ultra-thin
film polysilicon TUFT by a method of forming a thin
semiconductor film according to a first embodiment of
the present invention;
Figs. PA to OF are sectional views for
explaining the steps in manufacturing an ultra-thin
film polysilicon TUFT by a method of forming a thin
semiconductor film according to a second embodiment of
the present invention;
Fig. 4 is a graph showing reflection spectra
of a hydrogenated amorphous silicon film after various
treatments are performed in the second embodiment;
Fig. 5 is a graph, similar to the graph of
Fig. 4, showing reflection spectra of an amorphous
silicon film formed by a deposition method after
various treatments are performed; and
Fig. 6 is a graph showing the electric
conductivity of a polysilicon film formed in the second
embodiment as a function of temperature.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
Preferred embodiments applying a method of
forming a thin semiconductor film of the present
invention to the fabrication of ultra-thin film
polysilicon Tufts will be described with reference to
the accompanying drawings.
A first embodiment of the present invention
will be described.
I $
As shown in Fig. PA, an Sue film 2 is formed
on a quartz substrate 1, and a polysilicon film 3
(crystal grains represented by pa) having a thickness
of r e-g-, 800 A is formed by an LPCVD method on the
Sue film 2.
An electrically inactive impurity, i.e., So
are implanted in the polysilicon film 3 at an
acceleration energy of 40 key and a dose of 1.5 x
1015 cm 2 to convert the polysilicon film 3 to an
amorphous silicon film 4, as shown in Fig. 2B.
After the resultant structure is washed with
an RCA cleaning liquid (HO : HOWE : NH3 = 7 : 2 : 1),
the amorphous silicon film 4 is lightly etched back by
a predetermined etching solution (HO : SO = 15 : 1)
to obtain a thin amorphous silicon film having a
thickness of, e.g., 200 A, as shown in Fig. 2C.
Thereafter, an Sue film 5 is deposited by the LPCVD
method on the amorphous silicon film 4.
The resultant structure is annealed in an No
atmosphere at a temperature of, e.g., 1,000C for 100
hours. This annealing causes the solid-phase grain
growth in the amorphous silicon film 4. As a result, a
polysilicon film 6 is formed, as shown in Fig. ED. The
polysilicon film 6 has very large crystal grains pa and
a (100) orientation which has minimum surface energy.
Thereafter, the Sue film 5 is etched and removed.
As shown in Fig YE, a predetermined portion
of the polysilicon film 6 is etched to obtain a
predetermined pattern. Thereafter, an Sue film Andy
an impurity-doped polysilicon film DUPES film) 8 are
~3~7~
sequentially deposited by the LPCV3 method on the
entire surface.
Predetermined portions of the DOPES film 8
and the Sue film 7 are sequentially etched to obtain a
gate electrode 9 of a predetermined DOPES pattern and a
gate insulating film 10 of a predetermined Sue
pattern, as shown in Fig. OF.
As show in Fig 2G, a phosphosilicate glass
IPSG) film 11 is deposited to cover the entire surface.
The PUG film 11 is annealed at a temperature of about
1,000C to diffuse phosphorus (P) atoms from the PUG
film 11 to the polysilicon film 6, thereby forming an
type source region 12 and an n -type drain region
13.
Thereafter, as shown in Fig. OH,
predetermined portions of the PUG film 11 are etched to
form contact holes ha and fib. Aluminum electrode
patterns 14 and 15 are formed through the contact holes
ha and fib, respectively. As a result, an ultra-thin
film polysilicon TUFT is prepared.
According to the first embodiment, the
polysilicon film 6 has a crystal grain size larger than
the conventional size. The electron mobility of the
TOT fabricated by using this polysilicon film 6 can be
larger than that of the conventional TUFT. Therefore,
the TUFT of the first embodiment has bettor electrical
characteristics than those of the conventional TUFT, so
that application to an SO can be achieved.
Furthermore in addition to the large crystal grain
size, the orientation of the crystal grains in the
I
polysilicsn film 6 of this embodiment is more uniform
Han that of the poly~ilicon film formed by the
conventional method Jo that the resultant polysilicon
film 6 can be similar to a monocrystalline silicon
film. The size and orientation of the crystal grains
of the large polysilicon film 6 formed by the above
embodiment are substantially uniform throughout its
surface and can be easily controlled, whereby
simplifying the device desist.
A second embodiment of the present invention
will be described hereinafter.
As sown in Fig PA, an Sue film 2 is formed
on a glass substrate 21 such as TEN I, PYRE or NOAH
(all are trade names) having a low melting point. A
hydrogenated amorphous silicon film I having a
thickness of, e.g., 800 A is formed on the Sue film 2
by a glow discharge decomposition method using an Sue
gas (an Sue concentration is 10%) diluted with An gas
and a 13.56-MHz RF voltage at a substrate temperature
of 180C.
Electrically inactive ions such as Six or F
ore implanted in the hydrogenated amorphous silicon
film 22 at an acceleration energy of 40 key Iproiected
range Rip 550 A) and a dose of 1.5 x 10l5 cm 2, so
that the hydrogenated amorphous silicon film 22 is
converted to be substantially amorphous.
After the thickness of the amorphous silicon
film 22 is decreased to a thickness of, e.g., about 200
A in the tame manner as in the f first embodiment, the
resultant structure i annealed in an No atmosphere in
* Trade Mark
-- 8 --
I
an annealing furnace at a temperature of, e.g., 600C
for about 15 hours. This annealing causes the
solid-phase grain growth of the hydrogenated amorphous
silicon film 22. As a result, the polysilicon film 6
is formed, as shown in Fig. 3B.
As shown in Fig. 3C, a predetermined portion
of the polysilicon film 6 is etched to obtain a
predetermined pattern. A Sue film 7 is deposited by
the ~PCVD method to cover the entire surface.
Subsequently, an My film 23 is formed by a sputtering
method on the surface of the Sue film 7.
Predetermined portions of the My film 23 and
the Sue film 7 are sequentially etched to obtain a
gate electrode 9 of a predetermined My pattern and a
gate insulating film lo of a predetermined Sue
pattern, as shown in Fig. ED. Thereafter, by using the
gate electrode 9 and the gate insulating film 10 as
masks, P+ ions are implanted in the polysilicon film 6
(P atoms in the polysilicon film 6 are represented by
the hollow dots).
As shown in Fig. YE, annealing is performed
at a temperature of, e.g., 600C to electrically
activate the P atoms to form an type source region
12 and an type drain region 13.
Thereafter, as shown in Fig. OF, an Sue film
24 as a passivation film is formed, and predetermined
portions of the Sue film 24 are etched to form contact
holes aye and 24b. Aluminum electrode patterns 14 and
15 are wormed through the contact holes aye and 24b,
thereby preparing an ultra-thin film polysilicon 'rut.
I
Fig. 4 shows reflection spectra measured for
the hydrogenated amorphous silicon film 22 immediately
after deposition (curve A, the hydrogenated amorphous
silicon film 22 immediately after So ion implantation
(curve B), the hydrogenated amorphous silicon film 22
after Six ion implantation and annealing at a
temperature of 600C for 15 hours (i.e., the
polysilicon film 6) Curve D) in the second embodiment
A reflection spectrum of the hydrogenated amorphous
silicon film 22 after 15-hour annealing at 600C
without Six ion implantation curve C) is also plotted
in Fig. 4.
As is apparent from Fig. I an absorption
peak (indicating crystallization) I silicon at a
wavelength = 280 no due to an Al - X4 band transition
is present on only the curve I, but not on the curve C.
For this reason, it is found that the polysilicon film
is obtained only when the ion implantation of Six or
the like and then annealing are sequentially performed
after the hydrogenated amorphous silicon film 22 is
formed as described in the second embodiment.
The reflection spectra of the amorphous
silicon film which does not contain hydrogen and is
formed by a deposition method using an electron gun at
a substrate temperature of 150C are illustrated in
Fig S in the same manner as in Fig. 4. As is apparent
from Fig. 5, no absorption peak at a wavelength = 280
no due to the Al - X4 band transition exists in curves
E to H. Therefore, the crystal grain growth effect is
not substantially obtained in the amorphous silicon
-- 10 --
film which does not contain hydrogen and formed by the
above-mentioned deposition method.
The electric conductivity a of the
polysilicon film 6 formed as described above as a
function of temperature is illustrated in Fig. 6. As
is apparent from Fig. 6, a polygonal line appears in
the staph showing the electric conductivity a as a
function of temperature. The electric
conductivity a of thy polys-ilicon film 6 at room
temperature or higher is given by:
a = expect) 0.592)
However, the electric conductivity of the polysilicon
film 6 below room temperature is given by:
a = expect 0.548)
Although the polysilicon film 6 has different electric
conductivities depending on different temperatures
(i.e., activation energy levels are different,
activation type electric conductivities can be
obtained. Therefore, the electrical characteristics of
the polysilicon film 6 are far better than those of the
conventional polysilicon film.
According to the second embodiment, the
polysilicon film 6 with good electrical characteristics
can be formed on the glass substrate 21 having a low
melting point. The hydrogenated amorphous silicon film
I is formed, Six ions are implanted, and then
annealing is performed to achieve solid-phase grain
growth, thereby obtaining the large and uniform
polysilicon film 24. Therefore, the TUFT of the -second
embodiment which employs the polysilicon film 6 has a
. ..
I
high electron mobility and a small leakage current.
When a TUFT array is formed on a single substrate, the
Tufts can have identical electrical characteristics.
The method of forming the po]ysilicon film in
the second embodiment can also be applied to formation
of a polysilicon film as a wiring material or a gate
material of a MOW transistor and to the above-mentioned
SO for forming a crystallized silicon layer on an
insulating substrate.
The mechanism according to which the
polysilicon film 6 with good electrical characteristics
is formed has not been sufficiently clarified jut can
be assumed as follows. Six ions are implanted in the
hydrogenated amorphous silicon film 22 formed by the
glow discharge decomposition method to change the
network structure of silicon atoms in the hydrogenated
amorphous silicon film 22, thereby obtaining an
amorphous state different from that immediately after
film formation. As a result, activation energy
required for crystallization is decreased to obtain
advantageous nucleus growth conditions during the
solid-phase grain growth by annealing.
The present invention is exemplified by the
two embodiments described above, but is not limited
thereto. Various changes and modifications may be made
within the scope and spirit of the present invention.
In the first embodiment, wet etching using a solution
mixture of H20 and SO is performed to decrease the
thickness of the amorphous silicon film 4. o'er,
wet etching using a KOCH solution or hot phosphoric acid
- 12 -
Lo
can be performed. Dry etching such as reactive ion
etching (RYE) can also be used for this purpose.
Furthermore, the amorphous silicon film 4 can be
thermally oxidized to decrease its thickness. For
example, in order to obtain an amorphous silicon film 4
having a thickness of 200 A in the first embodiment,
thermal oxidation can be performed at a temperature of
1,000C for 150 minutes. The thickness of the
amorphous silicon film 4 is preferably 300 A or less so
as Jo increase dependency on surface energy during
annealing, thereby increasing the crystal grain size
and improving orientation of the crystal grains.
In the first embodiment the polysilicon film
6 has the (100) orientation. However, in order to
obtain a polysllicon film 6 having the (111)
orientation, annealing is performed without forming the
Sue film 5 on the amorphous silicon film 4. When the
Sue film 5 is not formed, the surface energy it
minimized with the (111) orientation When the
thickness of the amorphous silicon film 4 is decreased
by the they'll oxidation method described above,
annealing is performed while the Sue film is formed on
the surface of the amorphous silicon film 4, thereby
obtaining a polysilicon film 6 having the (100)
orientation. However, when annealing is performed
after the Sue film 6 is etched, a polysilicon film 6
having the (111) orientation can be obtained.
In the first embodiment, an annealing
temperature for solid-phase grain growth is not limited
to 1,000C, but can be changed in accordance with the
- 13 -
type of substrate. Ion species for converting the
polysilicon film 3 to an amorphous film are not limited
to Six and F , but can be extended to other species as
needed. The dose of the ions Aries in combination
with the annealing temperature but preferably falls
within the range between 5 x 1014 to 1 x 1016 cm 20
The dose of 5 x 1014 cm 2 is most preferable for an
annealing temperature of 600C and an annealing time of
15 hours. The substrate is not limited to a quartz
substrate, but can be extended to other substrates.
For example, a silicon substrate can be used.
In the second embodiment, hydrogen-containing
amorphous silicon film is formed by the glow discharge
decomposition method. however, a light-CVD or
sputtering method using Sue gas can be utilized. PHI
or B2H6 gas can be added to Sue gas in the
above-mentioned glow discharge decomposition method or
the light-CVD method to obtain an impurity-doped
amorphous silicon film. Similarly, an
impurity containing composite target can be used by the
sputtering method to form an impurity-doped amorphous
silicon film. It should be noted that solid-phase
grain growth can be easily performed when impurities
such as B or P are contained in the amorphous silicon
Furthermore, the hydrogenated amorphous
silicon film 22 is subjected to solid-phase grain
growth by annealing to form the polysilicon film 6.
Thereafter, an inn film having a thickness of,--e.~g.,
5,000 A is formed by a plasma CUD method on the
- 14 -
~35~
polysilicon film 6 at a substrate temperature of about
260C. The resultant structure is annealed at a
temperature of 400C for about 1 hour, so that hydrogen
is doped from the Sweeney film to the polysilicon film 6
and fills the trap to decrease the trap density at the
crystal grain boundaries, thereby obtaining a
polysilicon film with better electrical
characteristics.
In the second embodiment described above,
annealing is performed for solid phase grain growth in
the annealing surface. However t heating canoe
performed ho a lamp. Furthermore, for example, when
hydrogen plasma annealing is performed at a temperature
of about 450~C for several hours, a polysilicon film 6
containing a sufficient amount of hydrogen and having
excellent electrical characteristics can be obtained.
The annealing temperature varies in accordance with the
type of substrate. In order to prevent hydrogen from
being emitted outside the film during annealing and to
achieve low temperature process, the annealing
temperature is preferably 600C or less.
Ion implantation of Six and the like for
converting the polysillcon film to an amorphous film
can be performed under conditions different from those
of the above embodiments. The substrate is not limited
to a glass substrate, but can be extended to other
substrates such as a quartz substrate
