Note: Descriptions are shown in the official language in which they were submitted.
7~1 j
-- 1 --
HOT ELECTRON UNIPOLAR TRANSISTOR
Field of Invention
This invention relates to a semiconductor
transistor device structure in which current conduction
involves tunneling of electrons from the emitter to the
collector regions of the device.
Background of the Invention
In the art of semiconductor transistor structures,
operating switching speeds of faster than about 20
picoseconds do not appear attainable either with
conventional bipolar NPN (or PNP) transistor structures or
with conventional unipolar N MOS tor P-MOS) structures,
even if their sizes be reduced still further, owing to
natural limitations of such structures that seem fairly
well understood by workers in the art. Accordingly, these
worker~ have been seeking to devise new transistor
structures tha~ are not subject to such limitations, in
order to achieve picosecond transistor switching
operatlon.
For example, in a paper by
N. Yokoyama et al. entitled "Tunneling Hot Electron
Transistor Using GaAs/AlGaAs Heterojunctions," published in
Japanese Journal of Applied Physics, Vol. 23, ~o. 5, pp.
L311-L312 (1984), a transistor structure is taught which
promises to achieve picosecond or even subpicosecond
operation. That structure relies upon a relatively thick
1,~00 Angstrom (10~ nm) base layer composed of n-type
semiconductive gallium arsenide--that is, gallium arsenide
doped wi~h e:~cess si~nificant donor impurities to render it
conductive, particularly in the transverse directions to
the high-current path. The base layer is located between
an emitter layer and a collector layer--each also composed
of n-type gallium arsenide--a base-emitter barrier layer
cornposed of semiconductive undoped aluminum gallium
arsenide ln~ervening between the ba~e and emi~ter layers~
and an undoped base-collector barrier layer talso composed
.~
-- 2 --
of aluminum yallium arsenide) intervening between the base
and collector layers Each such barrier layer produces a
potential (electrical and/or chemical) barrier against
transport of electrons therethrough. Operation depends
upon tunneling of electrons from the emit:ter to the base
layer in response to a positive voltage applied to the base
layer with respect to the emitter layer. When this voltage
is high enough, electrons will enter the base layer with a
sufficient kinetic energy ("hot electrons") to pass through
the base and be collected by the collector layer--provided
that these electrons, after passing through ~he base layer
where scattering and/or trapping reduce their kinetic
energies, still have sufficient energy to surmount the
base-collector barrier.
Such a transistor structure, however, suffers from
a rela~ively low value of ~ ) where ~ is the
current gain o~ the transistor (i.e., the ratio of the
incremen~ oE collector current to an increment o~ base
current) and a represent~ the "trans~er ratio"--i.e~ the
Eraction of electrons injected (as by tunneling or other
phenomena) from the emitter into the base that are
collected by the collector. Specifically, the transistor
has an undesirably low value of transfer ratio of only
about 0.28, whereas a desirable value o~ a would be at
least about 0.50 and preEerably much more. It is believed
that this undesirably low value of is caused by the
relatively thick base layer in which the electrons passing
therethrou~h, going from emitter to collector, lose a
relatively high Eraction (or even all) of their kinetic
energy because of the scattering phenomena and/or trapping
in the base and hence cannot then surmount the base-
collector barrier. On the other hand, reducing the
thickness of the base layer to reduce this 106s of kinetic
energy therein would result in an undesirably high
transverse or "spreading" base resistance--which would
increase the RC base delay, and hence would undesirably
increase the transistor switching time to values equal to
7 ~
or greater than those of conventional present-day transistors.
Accordingly, it would be desirable to have a transistor
structure capable of picosecond operation and having a
transfer ratio ~ of at least about 0.50.
Summary of the ~nvention
___________.____________
In accordance with an aspect of the invention there
is provided a unipolar transistor comprising: ~a) a semi~
conductor base layer having first and second opposing
surfaces; (b) a semiconductor emitter barrier layer
contiguous with the first surface of the layer; (c) a
semiconductor collector barrier layer contiguous with the
second surface of the base layer; (d) a separate electrical
contact to each of the emitter barrier layer, the base layer,
and the collector barrier layer, means for forming a
degenerate two-dimensional gas of mobile charge carriers in
said base layer, the semiconductor emitter barrier layer being
composed of a compound containing an element having a
concentration that is continuously graded in a first direction
perpendicular to the first surface of the base layer so that
the bandgap of the emitter barrier layer is graded in that
the bandgap increases in the first d.irection going toward ~he
first surface of the base layer, whereby during operation,
when a forward bias voltage is applied to the emitter barrier
layer contact and a negative bias is applied to the collector
barrier layer contact, said degenerate two-dimensional gas of
mobile charge carriers exists in the base layer extending to
the electrical contact thereto, and a flow of electrical
current perpendicular to the first surface of the base layer
between the emitter barrier layer contact and the collector
barrier layer contact through the base layer is controllable
by voltages applied to the electrical contacts.
In accordance with another aspect of the invention
there is provided a transistor structure having a semi-
conductive base layer located between an emitter and a
collector, means for forming a degenerate two-dimensional
gas of mobile charger carriers in the base layer which
spreads out in a direction transverse to the emitter-
~L~L~ 7 1~
- 3a -
collector current path, the emitter including an em.itter
barrier layer contacting the base layer at an interface, the
emitter barrier layer being composed of a compound semi
conductor containing a concentration of at least one element
of the compound that is continuously graded in a first
direction perpendicular to the interface so that the bandgap
in the emitter barrier layer increases in the first direction
going toward the interface.
This invention involves an induced base transistor
structure, such as an induced base being formed by a de-
generate two-dimensional gas of mobile charge carriers in a
base semiconductor layer which is located between a semi-
conductor emitter barrier layer and a semiconductor collector
barrier layer, the barrier layers thus being located on
15 opposite parallel sides of the base layerO
The base layer of the transistor structure o the
invention is advantageously rather thin, typically about 100
Angstroms, in order to reduce transport time across the base
layer and thus a~ford picosecond switching time. In the base
20 layer itself, the two-dimensional gas of charge carriers
(electrons or holes), being degenerate (in the sense of a
gas governed by Fermi statistics), acts like a metal (with
high electrical conductivity) with respect to transverse
transport of charge carriers, i.e., transport in directions
25 perpendicular to the flow of charge carriers from the emitter
barrier layer to the collector barrier layer. Accordingly,
the transverse ("spreading") resistance of, and hence the RC
de].ay time in, the base is sufficiently low in the transistor
structure of this invention so that picosecond operation is
30 not prevented by RC delay in the base.
Brief Descri~tion of the Drawing
____________ __________________
FIG. 1 is a cross-sectional diagram of a transistor
device structure in accordance with a specific embodiment of
the invention;
FIGS. 2 and 3 are energy diagrams useful for
explaining the operation of the transistor device shown in
FIG. l;
FIG. 4 is a cross-sectional diagram of a transistor
device structure in accor~ance with another
7~
-- embodiment o~ the invention; and
( FIGS. 5 6 are cross-sectional diagrams of the
transistor device structure shown in FIG. 1 during earlier
stages of its manufacture.
Detailed Description
As shown in FIG. 1, a transistor device
structure 100 has a semi-insulating sub~trate body 10 of
gallium arsenide doped with chromium to provide traps in
sufficient amounts to suppress electrical conduction by
contaminating donor and acceptor impurities, as known in
the art. Upon this substrate 10 is disposed an auxiliary
collector contact layer 11 of n+ GaAs, i.e., gallium
arsenide having strongly n-type semiconductor conductivity
owing to the presence therein of signi~icant excess donor
impurities such as silicon in a concentration of typically
about 2 x 1018 per cubic centlmenter. The thickness
of the auxiliary collector contact layer 11 i5 typically
about 5,000 Angstroms. Upon this auxiliary collector layer
11 is disposed a relatively thin (typically about 20
Angstroms) protective collector contact etch-stop layer 12
of n~ Al~s whose purpose is to delimit the penetration of
the etchinq of the collector contact window, as more fully
described below. The n+ conductivity in this protective
layer 12 is obtained by doping with impurity atoms, such
as silicon, to a concentration of also about 2 x 1018
per cubic centimeter~
Upon the protective layer 12 is disposed a
main collector contact layer 13 similar to the auxiliary
collector contact layer 11.
Upon the main collector contact layer 13 is
disposed an undoped collector barrier layer 14 of undoped
AlaGa1 aAs, typically 1,500 Angstroms thick, with
the atomic fraction a of aluminum in the approximate range
of 0.25 to 0.45t typically about 0.34. It is desirable
that the concentration of any donor and acceptor impurities
be less than about 1~t6 per cubic centimeter ln order
not to degrade the potential barrier with a base layer 15
r- >~
disposed thereupon.
The base layer 15 is undope~ GaAs having a
thickness of about 100 Angstroms and a concentration of
donors and acceptors of typically less than about
1016per cubic centimeter, preferably less than about
1015 per cubic centimeter to ensure high electron
mobility of an inversion layer therein--l.e., a two-
dimensional degenerate Fermi electron gas, the electrons
behaving as free electrons in the directions perpendicular
to the vertical (emitter to collector) direction in the
drawing. The thickness of the base layer, in any event, is
preferably less than about 500 Angstroms, to minimize
undesirable electron scattering effects therein, and is
greater than about 50 Angstroms, to supply sufficient space
to accommodate a wave function of sufficient extent for a
suitable number of quantum levels to form therein. A
discussion of a two-dimensional degenerate Fermi gas is
provided in a p~per by T. Ando et al., entitled
"Electronic ~roperties of Two-Dimensional Sy3tems",
published in Reviews of Modern Physics, Vol. 5~, No. 2, pp.
437-672 (1982). An example of a two-dimensional degenerate
Fermi gas in a semiconductor is an inversion layer, as
known in the art of conventional MOS transistors. However,
whereas the direction of the electrical current in an MOS
~5 transistor (when the transistor is "on") is in the plane of
the inversion layer, in this invention the direction of the
current is perpendicular to the plane of the inversion
layer.
Upon the base layer 15 is disposed an emitter
barrier layer 16 of undoped AlxGal ~As, typically
about 1,500 Angstroms thick, with the atomic fraction x of
aluminum varying (typically linearly) therein with vertical
distances from typically about zero at the top to about
0.45 at the bottom thereof (i.e., the interface with the
base layer 15). Again, the concentrations of donor and
acceptor impurities are both less than about 1016 pe~
cubic centimeter in order to prevent degradation of the
7~oi~
-- 6 ~
potential barrier at the interface with the base layer 15.
Upon the emitter barrier layer 16 is disposed
a main emitter contact layer 17, which may also be called a
"cap" layer, of n~ GaAs having a thickness of typically
about 200 Angstroms and an excess donor concentration of at
least about 2 x 1018 per cubic centimeter.
Upon the auxiliary emitter contact layer 17 is
disposed a protective emitter contact etch-stop layer 18 of
n+ AlAs, similar in structure to the protective collector
contact etch-stop layer 12. Both oE these etch stop layers
are known as "spike" layers because of the spike-like
shapes of the chemical compositional profile that they
create.
Upon the protective emitter contact etch-stop
layer 18 is disposed an auxiliary emitter contact layer 19
of n+ GaAs (in the form of a mesa) having a thickness
(height) of typlcally about 2l500 Angstroms.
External electrical access to the emitter
contact layer 19 i9 made via a Eirst gold-germanium-silver
alloy layer 21 overlaid with a gold emitter terminal layer
22. External access to the base layer 15 is made via a
second gold-germanium silver alloy layer 31 overlaid with a
gold base terminal layer 32. External access to the
collector contact layer 11 is made via a third gold-
germanium-silver alloy layer 41 overlaid with a gold
collector terminal layer 42.
In order to understand the operation of the
device 100, it is helpful to refer to FIGS. 2 and 3. Here
the ~ero level Ec of electron kinetic energy (the
conduction-band profile) under zero base-emitter bias
voltage is designated by the solid line, and is designated
in FIG. 3 by the dashed line in the case of an applied
forward base-emitter voltage Vbe. The Fermi level
EF is designated by the dot-dashed line in FIGS. 2 and 3.
FIG. 2 depicts the conduction-band diagram with ~ero bias
voltage; FIG. 3 depicts i~ with a base-collector and a
base-emitter bias voltage. For illustrative purposes, in
7~
-- 7 --
FIGS. ~ and 3 the doping in n-type contact layers 13 and 17
is nondegenerate, i.e., of order 1017 donor per cubic
centimeter, so that the Fermi level EF falls belo~ Ec
instead of above Ec as would occur in the above-described
embodiment with (degenerate) doping of about 2 x 1018
donor per cubic centimeter. An app]ied collector-base
voltage Vcb ~FIG. 3) renders the collector positively
biased with respect to the base. As a result, a degenerate
Fermi gas of electrons is induced in the base layer 15
ranging in energy between a lowest quantum level Eo and
the Fermi level EF. Accordingly, the base layer of
thickness d acts as a metal base in transverse directions.
It should be understood that in other
embodiments oE the invention, the degenerate Fermi gas can
be present even in the absence of an applied collector
voltage.
During operation, electrons thermionically
emitted ~rom the emitter (where electrons are the majority
carriers) enter into the base (where they are "hot", i.e.~
have higher than thermal kinetic energy), pass through the
base, and enter into the collector harrier layer of
thickness L2--provided ~hese electrons are not reflected
by the barrier at the collec-tor-base interface, of height
designated in FIG. 3 by ~T. The barrier height for
thermionic emission Erom the emitter into the base is
controlled by the emitter-base voltage, Vbe as is
illustrated by the dashed llne in FI5. 3. The more the
emitter is made negative with respect to the base (i.e.,
the larger the value of Vbe), the more the number of
thermal electrons that have enough energy to sur~ount the
emi~ter barrier, enter into the base, and then reach the
collector, hence the more the external current, as desired
in transistor action.
The probability of above-barrier reflection (a
quantum mechanical effect) by the barrier ~T of an
electron of kinetic energy E > ~T (the lowest kinetic
energy quantum level being Eo) in the base toward the
7 ~ti S
-- 8 --
collector is glven by the known expression:
~ = (n-l)2/(n+1)2 (1)
S where
n = (l-`~T/E)1/2. ~2)
Thus, since typically ~T = 0.2 electron volts and E=0.4
electron volts for a hot electron, it follows that
typically n=0.7 and R = 0.03 = 3~. Thus, only about 3~ of
the hot electrons that enter into the base from the emitter
are reflected by ~he collector barrier layer. This
relatively low value of 3% reflection probability R should
be contrasted with the undesirably relatively high
reflection probability R in the case of a metal base
transistor, which typically is over 50~, owing largely to
the Eac~ that in the ca~e of a metal base the level Eo of
lowest energy is much lower, and hence ~T and R are much
higher, than in the case of a degenerate Fermi gas in a
semiconductor.
The Fermi gas of (degenerate) electrons in the
base in the semiconductor produce a sheet resistance of
about 400 O per square or less, which i5 independent of
base thickne~s d provided d is larger than the
characteristic extent of the wave function for electrons in
the base. The phonon-limited mobility of electrons in the
plane or the base layer is about 8,500 centimeters per
volt-second at room temperature. This mobility is thus
enhanced as a result o the formation of the degenerate
electron gas in the relatively pure (unaoped) semiconductor
o the base layer. The mobility is even greater (typically
over 100,000 centimeters per volt-second) at sufficiently
lower temperatures, such as 77 degrees K of liquid
nitrogen. An ambient low temperature of this magnitude may
be dasirable to reduce the thermal noi~e in the transistor
struc~tlre~ However, as far as the RC delay arising from
~a~L~'7~5
the base spreading resistance (the base charging time) is
concerned, estimates show that even at room temperature ~he
nduced base sheet resis~ance i~ low enough so as not to
interfere with the desired picosecond speed of operation.
The thickness L2 of the collector barrier
ideally is made as small as possible but not so small as to
allow the collector contact layer to be short-circuited to
the base, as by a short-circuit between their respective
contacts for external electrical access. On the other
hand, the thickness L1 of the emitter barrier layer is
advantageously sufficient to result in a desirable
threshold voltage (i.e., the applied base-emitter and base-
collector voltages at which the transistor structure turns
on). In any event, however, this thickness L1 should be
at least about 500 Angstroms in order to reduce undesirable
deple~ion o~ the base caused by the emitter to base
voltage.
PreEerrably the semiconductor ln the base
should have its conduction-band minimum located near the
same electronic quasi-momentum (same point in the Brillouin
zone) as does the semiconductor in the collector barrier
layer. Otherwise~ the transport of electrons from base to
collector can be blocked in electronic momentum space.
Therefore, the GaAs-AlbGa1 bAs base-collector
combination advantageously should be restricted by the
condition that the atomic fraction b be less than about
0.45.
FIG. 4 illustra~es an alternative embodiment
in which the AlxGa1 xAs emitter barrier layer 16
(FIG. 2) (with x varying with distance) together with the
GaAs base layer 15 are replaced by a single GaAs layer 26
having a permanent fixed negative charge sheet produced by
an acceptor impurity doped ~p+) layer to form what is
known as a planar-doped barrier whereby the left-hand side
of the potential well is formed by a severe band-bending
comprising a severe bending of the zero kinetic energy
level Ec. Advantageously, the thickness and doping level
- 10 -
in this p~ charge sheet is selected to be such as to
produce during operation the same (or similar) de~ired
potential well in the neighborhood of the AlbGa1 bAs
layer 14 as in the case of the structure shown in FIG. 3.
It is important that the concentration of acceptors in the
charge sheet is not so high (degenerate) as to produce a
conducting region thereat. Typically, the acceptor
concentration is about 2 x 1018 acceptors per cubic
centimenter, the thickness of this sheet is about 50
Angstroms, and the sheet is spaced from the righ-t-hand edge
of the layer 26 by a distance of about 200 Angstroms.
In an alternative embodiment, the GaAs
collector layer 13 (FIG. 2) can be replaced with, for
example, a very highly (degenerately) doped n~
AlbGa1_bAs layer 23, with _ equal to typically
about 0.3 in both this layer 23 and the collector barrier
layer 14, and with an impurity doping concentration in
layer 23 of typlcally about 2 x 1018 donor atoms per
cubic centimeter. However, this doping need not be
degenerate but may be of the order of 1017 donor per
cubic centimeter. This collector layer 23, because of its
bandgap and n-type dopingl produces a built-in electric
field in the collector barrier layer 14 which induces a
two-dimensional degenerate electron gas in the base even in
the absence of an applied collector-base bias voltage.
Moreover, to ensure a negative threshold
voltage--i.e., to ensure formation of an inversion layer in
the base when the applied collector-base voltage is zero--
the collector barrier layer 14 (FIG. 2) can be modulation
doped with donor impurities, as known in the art, in such a
manner a~ to result in a profile of the impurities that
bend the energy bands, and hence bend the zero kinetic
energy level Ec, in particular, in a concave upward
direction. For example, part of the collector barrier
yer 14 of AlbGa1_bAs can be doped with silicon in
a unlform concentration oE about 10 atoms per cubic
centimeter. In doing so, the region in the collec~or
r;>~ L~
barrier layer extending for about 80 Angstroms thereinto
from the interface thereof the base layer 15 should remain
undoped. In this way, the donors, fixed in the co]lector
barrier layer, are spatially separated from the mobile
electrons in the base layer, whereby undesirable
scattering, otherwise caused by the fixec1 donors, of mobile
electrons in the base layer, (which woulcl diminish their
mobility and thus undesirably increase the base sheet
resistance) is avoided. At the same time 9 the concave
profile of the energy bands in the collector barrier layer
induces an inversion layer in the base layer under the
condition oE zero collector-base bias.
To fabricate the transistor structure 100, the
samiconductor layers 11 through 19 are successively grown
epitaxially by molecular beam or other standard epitaxial
processes--such as metal organic vapor deposition--upon a
major surface oE the substrate 10. Etching -as by means of
suitable etching solutions and selective masking, as known
in the art of mesa formation--followed by coating with a
silicon nitride layer 20, typically 2,000 ~ngstroms thick,
brings the transistor being fabricated to the structure
shown in FIG. 5, basically a double mesa structure with two
spaced apart mesa sidewalls 51 and 52. Next, windows are
opened in the contact layers 13 and 19, as by wet etching,
using the layers 12 and 18, respectively, as etch stops~
The lateral size of these windows can be as small as about
several microns or less, depending upon the feature size
obtainable. The portion of the silicon nitride layer 20
overlying the contact layer 19 in an immediate neighborhood
of the right-hand edge of the window therein is also
removed to a sufficient lateral extent for alloy
contacting, again depending upon the feature size. Next,
alloy layers 21, 31, and 41 of gold-germanium-silver are
formed by standard procedures, to provide contacts for the
emitter, base and collector, respectively. Finally,
contact layers 22, 32, and 42 are ~ormed by standard
procedures, to provide electrical access to the emitter,
i'7'~,~5
- 12 -
base, and collector contact layers, respectively. The
remaining exposed top surface of the etch-stop layer 18 can
then be coated with a suitable protective layer (not shown)
of silicon nitride. As known in the art, external
electrical circuitr~ (not shown) can be attached to the
emitter, base, and collector t.erminal layers to complete an
electrical circuit in which the transistor structure 100
operates as a switching device.
Although the invention has been described in
detail in terms of a specific embodiment, various
modifications can be made without depar~ing from the scope
of the invention. For example, instead of n-type
semiconductor, p-type can be used, so that the degenerate
Fermi gas is of mobile holes. The potential barriers for
holes, of course, are different from those for electrons.
Other semiconductors can be used, such as various compound
semiconductors fo~med by ternary an~ quaternary
combinations o~ Group III with Group V elements, namely
(Ga, ~l, In) with ~As, P, Sb), as well as combinations of
Group II with Group VI elements, such as (Zn, Cd, Hg) with
(S, Se, Te). Group IV elements are not ideally suited for
implementation of the invention with electron-type (n type)
conduction. A major obstacle for making an n-type
transistor with such Group IV he~erojunction combinations
as silicon and germanium lies in the fact that these
materials have their conduction-band minima at different
points of the Brillouin zone, thus making momentum-space
reflection of electrons in germanium at the silicon
interface a severe problem. However, it is feasible to
implement with these materials a structure similar but
complementary ~o that illustrated in FIG. 4--that is, a p-
type transistor with the base formed by a hole gas induced
in an undoped germanium layer near the interface with a
silicon layer. Silicon is a wider bandgap material than
germanium, and the valence band discontinuity is known to
be sufficient to confine a two-dimensional hole gas at the
interface (at least sufficiently low--e.g., liquid
~S7~
13 -
nitrogen--temperatures).
Also, it is feasible to use silicon or germanium
substrates for subsequent growth of heterlepitaxial Group
III-V compound semiconductor layers with the required
energy-band profile--that is, replacing in FIG. 1 the semi-
insulating GaAs substrate 10 by a Si or Ge substrate, or a
Ge-coated silicon substrate. Such material combinations
may be desirable for economic reasons attributable to a
substantially lower cost of Si substrates.
1 0
