Note: Descriptions are shown in the official language in which they were submitted.
~ZgL~
-- 1 ~
Technical Field
_.
This invention relates to an improved multiple phase-
splitter TTL tristate output device having a large sink current
capability without increasing the power to the device. The
invention is particularly suitable in output device applications
for driving large capacity loads or low impedance transmission
linesO
Brief Description'of'*h'~ Drawings
Figure 1 is a schematic circuit diagram of a single
ld phase-splitter TTL bistate output circuit according to the prior
art.
Figure 2 is a schematic circuit diagram o~ a multiple
phase-splitter TTL tristate output circuit according to the prior
artO
Figure 3 is a multiple phase-splitter TTL output circuit
with improved drive characteristics according to the present
in~ention.
Figure 4 is a schematic circuit diagram of the improved
multiple phase-splitter TTL tristate output circuit with enable
~o gate input.
Background Art
A typical Transistor-Transitor Logic (TTL) output circuit
or output device for delivering binary logic signals o~ high or
: : :
: :
` ,.
~,~
, , .
66~
- la -
low potential at the signal output OU~ is i]lustrated in Figure 1.
The output device includes a pullup transistor element consisting
of the Darlington transistor pair Q5 and Q6 for sourcing current
to the signal output OUT from high potential~source Vcc and for
pulling the output OUT to the logic high level or high potential.
The pulldown transistor element Q4 sinks current from the signal
output OUT to low potential or ground for establishing a logic
low level or low potential signal at the output OUT. The respective
conducting states of the pullup and pulldown translstor elements are
controlled by the phase-splitter transistor Q3.
When a low level or low potential input signal appears at
the signal input IN and input transistor Ql, the phase-splitter base
drive current through base drive resistor Rl from hi~h potential
source Vcc is diverted and the phase-splitter transistor Q3 is
nonconducting. The pulldown transistor Q4 is therefore also non-
conducting. Base drive current passes through resistor R3 from
potential source Vcc to the base of pullup transistor element Q5,'
part of the Darlington transistor pair Q5 and Q6~ With the pullup
transistor element conducting ~ logic high le~el or high potential
appears at the signal output OUT.
When a high level or high potential signal appears at
the signal input IN, then base drive current through resistor Rl
is directed to the base of phase-splitter
:: :
transistor Q3 ~urning it on. With transistor Q3 conducting
the base drive current to the pullup transistor element
through resistor R3 is diver~ed throu~h the collector to
emitter of the phase-splitter to the base o the output
5 pulldown transistor Q4. With pulldown transistor Q4
eonducting a low level signal or low potential appears at
the signal output OUT~
The feedback diode D2 provides a large sink curren~
capabili~y w~en the output is at high potential for
10 transitiQn a~ the output from high to low potential. With
phase-splitter transistor Q3 conducting ~he feedback current
from ~he output through diode D2 is amplified by
phase-splitter transistor Q3 and applied to the base of
pulldown transistor Q4. As hereafter further explained, the
15 increase in output sink current through pulldown transistor
Q4 is proportional to ~ 2 during transition from high to
low levcl at the signal output OUT.
As shown in Figure l the typical TTL output device or
output circuit wi~h the feedback diode circuit and high
20 current seeking mode is capable of operating only as a
bistate device delivering high and low level logic signals
at the output for low and high level logic signals appearing
at the input. Unlabeled components of the output device o~
Figure l are typic~l components well known to those skilled
25 in the art.
Further analysis indicates how the feedback diode D2
enhances the output sink circuit in the prior art TTL output
circuit of Figure l. When the signal output OUT is at the
binary low level or low potential, the output sink current
30 IOL through the collector to emitter circuit of pulldown
transistor Q4 is determined by beta, ~ , the gain of the
pulldown transistor Q4 and the base current to transistor
Q4, IbQ4.
(l) IOL = ~ * IbQ4
11ith the signàl output OUT at low potential and the
phase-spli~ter transis~or Q3 conducting, IbQ4 is in turn the
Kirchoff sum o the collector current IcQ3 and the base
current IbQ3 through ~ransistor Q3 less the current through
squaring network resistor R4, IR4, as follows:
. ..
~24~i6~a
(2) IbQ4 = IbQ3 + IcQ3 - IR4
IcQ3 is in turn the Kirchoff sum of the current through R3,
IR3, and ~he curren~ through D2, ID2.
(3) Ic~3 = IR3 ~ ID2.
5 Diode Dl provides a low impedance discharge path for the
base of transistor Q6 and ~he curren~ through diode Dl is
neglected because in steady state conditions, it is either
reverse biased or conducting substantial].y less than D2.
If the ou~put voltage Vo is less thcm the sum of the
10 voltage drop across the base to emitter junction of pulldown
transistor Q4, VbeQ4, the voltage drop across the collector
to emitter junction of phase-splitter transistor Q3 at
saturation, VsatQ3, and the voltage drop across diode D2 9
VD2 7 then no feedback current ~ill conduct through diode D2
lS and the expression fcr the output sink current IOL through
pulldown transistor Q4 is given by:
(4) IOL(Vo< VbeQ4 ~ VsatQ3 + VD2) -
~* (Ib~3 ~ IR3 - IR4).
If, however, Vo is greater than VbeQ4 -~ VsatQ3 ~ VD2,
20 then diode D2 will conduct sufficient curren~ to pttll the
phase-splitter ~3 out of saturation and into the linear
operating region. When phase-splitter transi~tor Q3 is
operating in the linear region out of saturation, the
collector current IcQ~ becomes:
(5) IcQ3 = ~ * IbQ3.
The output sink current IOL through pulldown transistor Q4
therefore becomes:
(6) IOL(Vo> Vb~Q4 + VsatQ3 + V~2) -
~* (~fl ~ 1) * IbQ3 -.IR4)
30 The difference IOLD ln the output sink current IOL between
the high and low voltage poten~ials at the output reduces
to:
.i (7) IOLD = ~ 2 * IbQ3 - ~ * IR3
The difference between the low voltage output sink
35 current capability and the high voltage output sink current
capability, that is the step up in the output sink current
: fron low voltage potential to high voltage potential at the
~ output is therefore proportional to ~ 2. By use of the
: feedback diode D2, the ability of the typical bistate TTL
,.:,
,. .
output device to drive large capacity loads or to drive low
impedance transmission lines is greatly enhanced without
resorting to large increases in base drive to the pulldown
transistor Q4 and without increasing the power requirements
5 and power consumption of the output device.
In order to provide a tris~ate TTL output device
capable of establishing a high impedance third state a~ the
signal output OUT for common bus applications, a
modifioation of the TTL output device is required~ For
10 example, dual phase-splitter transistors are connected in
current mirror configuration as described in United States
Patent No. 4,255,670 entitled "Transistor Logic Tristate
Output With Feedback". Such a tristate ou~put device with
feedback is illustrated in Figure 2 in which the circuit
15 components which perform the same function as in Figure 1
are similarly designated. Instead of a single phase
splitter transistor Q3 as shown in the bistate output device
of Figure 1~ the tristate output device o~ Figure 2 includes
dual phase-splitter t2ansistors Q2 and ~3 connected in
20 current mirror configuration. ln this configura~ion, the
emitters are coupled in parallel to the base of pulldown
transistor Q4 for jointly controlling the condueting state
of the pulldown transistor element, while ~he bases of
phase-splitter transistors Q2 and Q3 are also tied together
25 at a common terminal at the collector of the input
transistor Ql. The collector of the second phase splitter
transistor Q2 is coupled through its own collector circuit
including collector resistor R~ and diode D3 to the high
potential source Vcc.
The tristate output de~ice of Figure 2 also includes an
enable input OE for establishing the high impedance third
state. The enable input OE is connected through diode V7 to
the base of the pullup transistor element composed of the
Darlington pair Q5 and Q6 for disabling the pullup
35 transistor element when a low level or low potential signal
appears at the input enable OE. Similarly, the enable input
OE is tied through diode D6 to the bases of the dual
phase-splitter txansistors Q2 and Q3 50 that they also are
; disabled by a low level or low potential slgnal at the
... .... . .
~ &~
enable input OE. With the phase-spli~ter transistors
nonconducting, the pulldown transistor Q4 is also disabled.
With the low level signal at enable input OE, the tristate
output de~ice therefare consti~utes a high impedance at the
5 signal output OUT and appears or behaves as if it were not
there. When a high level signal appears at the enable input
OE, the output device operates in the no~al bistate mode of
operation.
The advantage of the dual phase-splittPr transistor
lOelemen~s Q2 and Q3 in combination with the enable input or
enable gate is,apparent., Only the coll2ctor of ~ ~,
phase-spli~ter transistor Q3 is connected to the base of the
pullup transistor element for controlling the conducting
state of the pullup transis~or element. It is the collector
lSof phase-splitter transistor Q3 only that is connected to
the enable gate or enable input OE. The collector of
phase-splitter transistor Q2 is not connected to the enable
gate. Rather, the feedback diode D2 from the signal output
' OUT and the feedback diode Dl from the base of transistor ~6
20are coupled to the collector of phase-splitter transistor
Q2. There is no direct coupling therefore between the
signal output OUT and the enable gate or enable input OE
which would otherwise destroy the high impedance third
state. The addition of the second phase-splitter transistor
25therefore per,mits the combination of both the feedback diode
D2 for accelerated sinking of current from the signal output
OUT to ground during the transition at the output from high
to low potential, and the enable input OE for establishing
the high impedance third state. Furthermore, the blocking
30diode D3 blocks any current flow from the signal output OUT
through the device to the high potential source Vcc.
;~ ~ In summary, the TTL tristate output device with
feedback described in U.S. Patent No~ 4,255,670 and
illustrated in Figure 2 provides a plurality of
35phase-splitter transistors having emitters coupled in
parallel for controlling the conducting state of the
pulldown transistor element. The collector of a first
phase-splitter transistor element is coupled to the base of
the pullup transistor element for concrolling the conducting
!
~.29~
sta~e of the pullup transistor element and is also coupled
to ~he enable gate enable input for establishing the high
impedance third state. The collector of a second
phase-split.ter transis~or element is coupled to the feedback
. 5 diode for enhancing the current sinking capability at the
signal output OUT by increasin~ the base drive to the
pulldown transistor element. Th~s, multiple phase splitter
transistors are added wit.h divided functions to combine the
tristate enable input and the acceleratiTlg feedback diode in
10 the same output device.
A disadvantage attendant upon the combination circ~it- -
of Figure 2, however, is that the full square law
enhancement or step-up of the ou~put sink current between
the low voltage level and high voltage level at the signal
15 output OUT is lost. The output sink curren~ capability of
the multiple phase-splitter transistor TTL tristate output
device o~ Figure 2 when the multiple phase-splitters are
connected in current mirror configuration is as ~ollows.
With a high level signal at the signal input IN and a low
20 level signal at the signal output OUT the output sink
current IOL through the pulldown transistor Q4 is:
t8) IOL = ~ * IbQ4.
In this instance, however, the base drive current IbQ4
is the Kirchoff sum o~ the base current from phase-splitter
25 transistor Q2l IbQ2, the collector current through
transistor Q2, IcQ2, the base current from phase-splitter
transistor Q3, IbQ3, and the collec~or current from
transistor Q3, IcQ3, less the current through squaring
network reistor R4, IR4 as fol.lows: ¦
(9) IbQ4 - IbQ2 + IcQ2 + IbQ3 + IcQ3 - IR4.
The collector current through transistor Q2, IcQ2 is in turn
the Kirchoff sum of the current ~hrough collector resistor
: R2, IR2 and the ~eedback current through diode D2, ID2:
(10~ IcQ2 = IR2 ~ ID2.
35 Again, any current through diode Dl is neglected.
~ hen the output voltage Vo at th~ signal oucput OUT is
at low potential and less than the voltage drop across the
base to emitter junction of pulldown transistor Q4, VbeQ4
plus the voltage drop across the collector to emitter
~ - i
., ~ ~ .. ... . ..
L6~
junction of phase-splitter transistor Q2 at sa~uration,
VsatQ2 plus the voltage drop across diode D2, VD2, and
therefore no feedback current is flowing from the signal
output OUT through diode D2, the output sink current through
S pulldown transistor Q4 is:
(11) IOL(Vo< VbeQ4 ~ VsatQ2 + VD2) =
~ * (IbQ2 + IR2 ~ IbQ3 ~ IcQ3 - IR4).
When the voltage Vo at signal output OUT is greater
than YbeQ4 + VsatQ2 + ~D2, feedback diode D2 becomes forward
l0 biased and passes sufficient feedbac~ current from the
signal output to pull phase-split~er transist,o,r Q2 out of
saturation and into the linear operating range of the
transistor. However, because o~ the current mirror
configuration of the phase-splitter transistors Q2 and Q3,
lS as the feedback current through diode D2 to the collector of
phase-splitter transistor Q2 is increased, the base current
to transistor Q2 decreases. This relationship obtains
because in the current mirror configuration the emitter
currents of transistors Q2 and Q3 tend to maintain 8
20 constant ratio or proportionality according to the ratio of
the emitter areas, and in fact tend to remain equal for the
example of mirror coupled transistors having equal emitter
areas assuming the collector resistors R2 and R3 are equal.
This condition may be stated in the,following equation.
(12) IbQ2 ~ IR2 + ID2 = IbQ3 + IcQ3.
There is also the additional restraint that:
(13) IbQ2 ~ IbQ3 = IRl
When the feedback diode D2 is nonconducting and ID2
equals 0, the collector currents and base currents of the
30 phase-splitter transistors Q2 and Q3 are respectively
matched with each other according to the following
equalities assuming by way of example that the emitter areas
' ~are equal and resistor R2 equals R3:
14) IcQ2 = IR2 = IcQ3 = IR3
(15) IbQ2 = IbQ3 = IRl/2
With the output voltage Vo at a sufficient level so tha~
feedback diode D2 is conducting, the feedback current ID2
necessary~to force phase-splitter transis~or Q2 out of
saturation and into the linear operating region is:
.,,. ,~" . . ~ .
ID2 = Ib~3 ~ IcQ3 - IbQ2 - IR2
ID2 = (IbQ3 ~ Ic~3) * (~tt* 1/(~1)) - IR2
ID2 = IcQ3 ~ IbQ3 IR~
(16~ ID~t IcQ3 + IRl - IR2
With this level of feedback current as set forth in equation
(16), t~e phase-splitter transistor ~2 operates just on the
edge of its linear operating ran~te while phase-splitter
transistor Q3 ïs saturated, "hogging" essentially all of the
base drive current IRl through resistor Rl. In equation
10 (16) the lJ~tt term has been disregarded and dropped as being
negligible compared to 1 for.reasonable values of ~tt .
Substituting equations (15), (13) ? (10) and (9) into
equation t8) yields the following expression for the output
sink current IOL when a low voltage level sign~l is applied
15 at the outpu~ OUT.
(17) IOL(Vo ~ VbeQ4 + VsatQ2 ~ VD2) =
~ * (2 * (IcQ3 + IRl) - IR4).
Substituting equation (13) into equation (11) yields the
following expression for the output sink current IOL for a
20 high voltage level signal at the output OUT:
(l&~ IOL(Vo < VbeQ4 + Vsat~2 + VD2) =
~ * (IcQ3 + IRl + IR2 - IR4).
Comparing and subtracting equations ~17) and (18) gives
the following current difference IOLD between the outpu~
25 sink current IOL ~ith low potential at the output and the
output sink current IOL with high level potential at the
output.
(19) IOLD = ~tt * (IcQ3 + IRl - IR2)
Noting that the dual phase-splitter transistors Q2 and Q3
30 are coupled in current mirror configuration so that the
collector and base currents are matched when the feedback: ~ : current ID2 is 0, equation (14) may be substituted into
equation (19) giving the following expression for the
: : difference current or step IOLD in the output sink current
35 between the low and high le~el potentials at the output OVT-
(20) IOLD = B * ~IRl).
~ From this expression it is noted that the difference
; :: between the low voltage output current sink capability and
: the high voltage output ourrent sink capability, here
,~ .
""'' ,
. ~ - t
~2~6~
g
referred to as the gain "s~ep" or gain "step-up" in the
output sink current is here proportion~l to ~ for the
tristate output device of Figure 2 as compared with the gain
step-up proporticnal to ~ 2 for the bistate output device
5 o~ Figure 1. This is unfortunate because the high current
sink mode afforded by the gain step-up proportional to ~ 2
is even ~ore important and desi~able for the tristate output
devices than it is for ~he bistate output devices. This is
because the tristate output devices are generally connected
10 to long signal buses or common buses which are generally of
lower impedance an are.more capacitive. According to the
prior art output devices, however, the combination of the
desirable component configurations with enable gate input
and feedback diodes using dual or multiple phas~-splitter
15 transist~rs results in a gain step-up for the current
sinking capabîlity between low level potential and high
level potential at the output proportional to ~ only and
not ~ 2 with consequent loss of ~he high current sinking
mode and loss of the gain step-up proportional to ~ 2
20 achieved in the bistate output devices.
Objects of the Invention
It is therefore an object of the present invention to
provide an imp~oved multiple phase splitter TTL output
circuit which incorporates both the enable gate inpu~ for
25 trista~e operation and the accelerating feedback diode from
the output while maintaining the high current sink mode
~: : during transition from high to low level poten~ial at the
output.
Another object of the invention is to provide a
30 multipl~ phase splitter TTL tristate output device with
:~ accelerating feedback diode circuit in which the difference
~: between the low voltage current sink capability and the high
voltage current sink capa~ility, also referred to as the
gain step pr step-up in the output sink current is
35 proportional to ~ 2.
~ A further object of the invention is to provide a
:~ ~ multiple phase splitter TTL tristate output circuit with
}~proved drive characteristics particularly applicable for
.
~2~
-- 10 --
drivi.ng large capacity loads or low impedance trans~ssion lines
characteristic o~ long signal buses or common buses.
Th~s, in accordance with a broad aspect of the invention,
there is provided an improved multlple phase-splitter TTL output
circuit having a signal lnput for receiving binary signals of high
or low potential, a signal output for delivering binary signals of
high or low potential, pulldown transistor means coupled to the
signal output ~or sinking current from the signal output to lo~
potential, a plurality of at least first and second phase-splitter
transistor means having emitters coupled in parallel to the base
of the pulldown transistor means ~or controllin~ the conductiny
state of the pulldown transistor means, said first and second
phase-splitter transistor means bein~ operatively coupled in
phase at the signal input for simultaneous switching o~ the first
and second phase splitter transistor means in phase in response to
signals at the signal input, the improvement comprlsing:
: feedback diode means coupled between the si~nal output
and the collector of the ~irst phase-splitter transistor means
to accelerate sinking of current from the output to low potential
during transition of binary signals at the output from high to low
potential; and
independent first and second base drive means respec-
tively coupled to the ~ases of the first and second phase-splitter
transistor mean~ said first base drive means coupled to the first
~2~66~
-- lOa, --
phase-splitter transistor means being independent from the second
base dri~e means coupled to the second phaseYsplitter transistor
means ~hile the first and second phase-splitter transistor means
are operatively coupled in phase to the signal input for simulta-
neous switching in phase in response to signals at the signal input,
thereby preventing current hog~ing of the base drive current to the
first phase-splitter transistor means by el~minat~ng current mirro-
ring in the second phase splitter transistor means.
In accordance with another broad aspect of the invention
there is provided an improved multiple phase-splitter TTL tristate
output circuit having a signal input for receiving binary signals
of low or high potential, a signal OUtptlt for delivering binary
signals of high or low potential, a pulldown transistor for sinking
current from the signal output ~o low potential, a plurality of at
least first and second phase-splitter transistors having emitters
coupled in parallel to the base of the pulldown tran~istor for
controlling the conducting state of the pulldown transistor, said
first and second phase-splitter transistors being operatively
coupled in phase at the signal input for simultaneous switching of
the first and second phase-splitter transistors in phase in response
to signals at the signal input, the improvement comprising.
feedback diode means coupled between the signal output and
: the collector of the first phase-splitter transistor to accelerate
sinking of current from the output to low potential during transi-
:~ tlon of binary signals at the output from high to low potential; and
,
~s~
,
~2~
- lOb -
a plurality of independent phase-splitter base drive means
respectiuely independently coupled to the bases of the plurality of
phase spl,tter transistors w~ile the first and second phase-splitter
transistors are operat~vely coupled ln phase to the signal input for
simultaneous switch~ng in phase in response to signals at the signal
i.nput, thereby pre~enting hogging of the base drive current to the
first phase-splitter transistor by other phase-spl~tter transistors
so that the first phase-splitter trans~stor operates out of saturation
in the linear region for improved drive of the pulldown transistor
and for operation of the pulldown transistor in the high current
sinking mode.
In accordance with another broad aspect of the invention
there is provided an improved multiple phase-splitter TTL tristate
output circuit having a siynal input, a signal output, a pulldown
transistor ~lement Eor sinking current from the signal output to low
potential, a pullup transistor element for sourcing current to the
signal output from high potential, a plurality of phase-splitter
transistor elements having respective emitters coupled ln parallel to
the base of the pulldown transistor element for controlling the
conducting state of the pulldown transistor element, said plurality
of phase-splitter elements being operatively coupled in phase at the
signal input for simultaneous switching of the first and second phase-
splitter transistor elements in phase in response to signals at the
: signal input, feadback diode means coupling the signal output to
the collector of the first phase-splitter transistor element for
, ,~ ,;
~,.1 ,,~. ,. ~.,
6~i~
-- lOc --
accelerating sinking of current from the signal output to low
potential during transit~on at the signal output from high to low
potential, a second one of said phase-splitter transistor elements
having its collector coupled to the base of the pullup transistor
element for controlling the conducting state of the pullup transistor
element, and an enahle input coupled to the :base of the pullup
transistor element and also coupled respectively to the bases of
the multiple phase-splitter transistor elements for establishing a
high impedance third state at the signal output, said improvement
comprising:
first and second independent base drive means operatively
coupled respectively to the bases of the first and second phase-
splitter transistor elements while the first and second phase-
splitter transistor elements are operatively coupled in phase to the
signal input for simultaneous switching in phase in response to
signals at the signal input, there~y preventing current hogging of
the base drive current to the first phase-splitter translstor
element by eliminating current mirroring in the second phase~splitter
translstor element and thereby maintaining a high current sinking
mode through the pulldown transistor element durlng transition from
high to low potential at the signal output.
Disclosure of the Invention
In order to accomplish these results the invention provides
an improved multiple phase-splitter TTL tristate output circuit
,~ .
~2~
~ lOd -
having ~he priorar~ elements lncluding a slgnal output for delivering
binary signa].s of htgh or low potential, a pulldown transistor
element for sinkiny current from the signal output to low potential,
and a plurality of phase-splitter transistors having emitters coupled
in parallel to the base of the pulldown transistor element for
controlling the conducting state of t~e pulldown transistor.
feedback diode is coupled between the signal output and the collec-
tor of a first phase-splitter transistor to accelerate sinking of
curr~nt from the output to low potential durtng transition of binary
signals at the output from high to low potential as set forth in
U.S. Patent No. 4,255,670,
According to the invention, an independent base drive is
coupl.ed to the base of the irst phase-splitter transistor indepen-
dent from any base drive coupled to the other phase-splitter
transistor or transistors thereby preventing current hogging of the
base dri.ve current to the first phase-splittex transistor by the
other phase-splitter transistor or transistors. A feature and
advantage of this arranyement is that the first phase-splitter
transistor which is coupled in the feedback circuit with the accele-
rating feedback diode to the ~ase of the pulldown transistor elementcan therefore maintain the high current sink mode through the pull-
down transistor element with gain step-up proportional to ~.
In the preferred embodiment with dual phase-splitter
transistors, the phase-sp1itter transistors are provided with
~2~
independent sources of ~ase drive and are no longer coupled in th~
current mirror circuit configuration. The independent base drive
may comprise, for examplel a separate base drive resistor coupled in
a circuit between high potential and the base of a respective phase-
splitter transistor.
According to the example embodiment, each of the dual
phase-splitter transistors is provided with a separate input
transistor operatively coupled with the respective phase-splitter
transistor, The collector of the input transistor is coupled to the
base of the corresponding phase-splitter transistor and a base drive
resistor is coupled between the base of khe input transistor and
high potential.
By this expedient, the current hogging of the base drive
current to the phase-splitter transistor coupled in the accelerating
feedback diode circuit by the other phase-splltter transistor or
transistors is avoided thereby preserving the high current sink
mode during transition from high to low level potential at the
output and the gain step-up proportional to ~ 2 between the low
output voltage current seeking capability and the high output
voltage current sinking capability.
Descr~ption of Pre~ferred Example Emb'odiments and Bes't Mode of the
Invention
~ The improved multiple phase-splitter TTL output circuit
according to the invention is illustrated in Figure 3 in which the
.~ :
iLZ~L6~
- lla -
circuit components in common with the circuit of Figure 2 are given
the same reference designations. Ho~ever, according to the present
invention the dual phase-splitter transistors Q2 and Q3 are no
longer connected in current mirror configuration. While the emitters
of the
: :
~ :
- . :
:~ ;
.
.
12
dual phase-splitter transis~ors Q2 and Q3 remain coupled in
parallel to the base of pulldown tr~nsistor Q~, the bases oi
phase-splitter ~ransis~ors Q2 and Q3 are no longer coupled
or ti~d together but are coupled separately with independent
5 sources of bas~ drive. To this end, rather than a single
input transistor Ql as shown in Figure 2, the invention
provides separate input transistors Qla and Qlb in separate
couplings respectively with the phase-splitters transistors
Q2 and Q3. That is, the collector of input transistor Qla
- 10 is connected to the base of phase-splitter transistor Q2
while the collector of input transistor Qlb is cGnnected to
the base of phase-splitter transisto~ Q3. The e~.itters o~
the input transistors Qla and Qlb are coupled in parallel to
the signal input IN.
To provide the independent base drives to each of the
respectlve phase splitters transistors Q2 and Q3, rather
than a single base drive resistor Rl, as shown in Figure 2,
the invention provides separate base drive resistors Rla and
Rlb. The base drive resistor Rla for phase-splitter
20 transistor Q2 is coupled between the base of input
transistor Qla and high potential source Vcc for providing
base drive current through the base to collector junction of
input transistor Qla to the base of phase-splitter
transistor Q2. The base drive resistor Rlb is coupled
25 between the base of input transistor Qlb and the hi~h
potentia~ source Vcc for providing base drive current
through the base to collector junction of input transi~tor
Qlb to the base of phase-splitter transistor Q3.
This example embodiment circuit according to the
30 present invention with appropria~e coupling to an enable
gate input OE is illustrated in Figure 4. As sho~ in
; Figure 4, the multlple phase-splitter TTL tristzte output
- circuit is the same as that shown in Figure 3 with the
addi~tlon of enab1e input OE appropriately coupled to the
~35 circuit through three diodes D6, D7, and D8. In order to
disable the~output device for imparting the hi~h i~lpedance
third state, the enable inp~t signal at OE is separately
coupled to the bases of d~al phcse-splitter transistors ~2
and Q3 because each base is connected in a separate base
:
;.
13
drive circuit. Thus, the enable gate input is coupled
through diode D6 for turning off or disabling the
accelerating feedback phase-splitter trcmsistor ~2, and is
coupled through diode D8 for turning off or disabling the
other phase-splitter transistor Q3. The enable input signal
is also coupled through diode Di to the base of ~he pullup
transistor element comprising the Darlington transistor pair
Q5 and Q6 for turning off and disabling the pullup
transistor element. The turning off ancl disabling of the
Ophase-splitter transistors Q2 and Q3, of course, turns off
the pulldown transistor element Q4. Thus, with a low level
signal at the enable signal input OE, the output device
presents a high impedancP to any output bus behaving as if
it were effectively disconnected.
The analysis of the output sink current for the circuit
configurations of the multiple phase-splitcer TTL output
devices is derived from the following relationships for the
circuit of Figure 4 when a high level potential signal
appears at the signal input IN and therefore a low level
20 voltage appears at the signal output OUT:
(2l? IbQ2 = IRla
(22) IbQ3 = IRlb
(23) IcQ2 - IR2 + ID2
~24) IcQ3 = IR3
(25) IbQ4 = IbQ2 + IcQ2 + IbQ3 + IcQ3 - IR4
(26) IbQ4 z IRla + IR2 + ID2 + IRlb + IR3 - IR4.
As previously discussed the basic equation for the output
sink current IOL through the pulldown tra~sis~or Q4 is:
(27) IOL = ~ * IbQ4.
30Wi~h the outpu~ device in the state referenced above, that
lS a low level output voltage Vo less than VbeQ4 + VsatQ2 +
VD2, then ~here is no accelerating feedback current from the
signal output OUT and diode D2 is not conducting.
Substitutin~ equation (263 into equation (27) and with no
35 accelerating feedback current so that ID2 = O, then the
output sink current IOL is: ~
(28) IOL(Vo ~ VbeQ2 ~ VsatQ2 ~ VD2) =
~* (IRla + IR2 + IRlb + IR3 - IR4~.
, ~ . ~ . . . .. .. . .
'
2 ~
14
~ en the output voltage Vo at the signal output OUT is
at high potential ~evel or increased so that Vo is greater
than VbeQ4 ~ Vsat~2 ~ VD2, t`hen accelerating feedback diode
D2 starts to conduct and pull phase-splitter~transistor Q2
out of sa~uration and into the linear operating region.
When this happens,
IcQ2 = ~ * Ib~2
(29~ IcQ2 = ~ ~ IRla.
Subs~ituting ~he expression given in equation (29) into
10 equa~ion (25) and substituting that in turn inco equation
(27~ gives the following equation for the output sin~
current IOL for the state of the output device when Vo is at
the high potential level.
(30) IOL(Vo ~ VbeQ4 + VsatQ2 + VD2) =
~ * ((~ +1) * IRla + IRlb + IR3 - IR4).
The difference between the low output voltage current
sinking capability and the high output voltage current
sinking capability designated IOLD and also referred to as
the gain step or step-up in the output sink current between
20 the low voltage state and high voltage state at the output
OUT is, therefore,
(31~ IOLD = ~ 2 * IRla - ~ * IR2.
It is apparent that the multiple phase-spli~ter TTL
tristate output circuit configuration, according to the
25 present invention, with separate base drives for the
~ultiple phase-splitter transistors once again achieves the
desired output sink current gain step-up or difference
proportional to ~ 2. ~hus, the difference in the output
sink current from the low voltage output state ~o ~he high
30 voltage output state is proportional to ~ ~ and the output
device can operate in the high current sink mode during
transition at the outpu~ fro~ a high potential level to a
low potential level signal.
The capability of operating in the high current sink
35 mode with a ~ 2 gain step-up in current sinking capability
when a high level voltage is at the output is acco~plished
according to ~he present invention by eli~inating or
avoiding "hogging" of the base drive current to the
accelerating feedback phase-splitter transistor Q2 by the
.
.. . , .. -~-.................. . ....
~2~6~
other phase-splitter or phase-splitters in the output device
circuit which would otherwise occur in the conventional
current mirror configuration. Thus, the present invention
contemplates providing separa~e and independent sources of
S base drive for each OI the dual phase-splitter transistors.
Wi~h multiple phase-splitter transistors greater than 2,
generally only two independent sources of base drive are
required, one for the accelerating feedback phase-splitter
transistor ~2 so that the base drive current to this
10 transistor can remain independent from all of the other
phase-splitter transistors. The other multiple
phase-splitter transistors may be coupled to a common source
of base drive provided the phase-splitter transistor in the
functional position of transistor Q2 remains independent in
lS its source of base drive from the other phase~splitter
transistors. Current hogging is therefore avoided and the
accelerating feedback phase-splitter transistor Q2 can drive
the pulldown transistor Q4 with the ~ 2 gain step-up in the
high current sink mode.
It is apparent that other base drive circuits can be
incorporated into the improved multiple phase-splitter TTL
tristate output circuit, according to the present invention,
as long as an independent source of base drive is provided
to the first phase-splitter transistor in the functional
25 position of the accelerating feedback phase-splitter
transistor Q2. Thus, for example, instead of using input
transistors such as Qla and Qlb~ input diodes may also be
used with the separate base drive resistors Rla and Rlb
coupled respectively to the bases of the dual or multiple
30 phase-splitter transistors. The invention is of course also
applicable to TTL tristate output devices with three or more
phase-splitter transistors. While the invention has been
described with reference to particular example embodiments,
it is intended to cover all variations and equivalents
35 within the scope of the following claims.
: ::
., ... , , , " ,
