Note: Descriptions are shown in the official language in which they were submitted.
~246725
65175-74
DIGITAL CONFERENCE CIRCUIT
FIELD OF THE INVENTION
-
This invention relates to a digital conference circuit
for digital communication systems.
BACKGROUND OF THE INVENTION
Conference circuits for digital communication systems
are well known in the art. Such conference circuits typically
employ techniques similar to either the summing technique shown
by, e.g., U.S. Patent 4,41~,007, to D.D. Huizinga, et al., or
to the loudest speaker technique shown by, e.g., U.S. Patent
3,699,264, to S.G. Pitroda, et al.
The summing technique employed by the Huizinga confer-
encing arrangement requires a plurality of adders, including a
multiple input adder, and subtractors. A known conference
circuit employing the loudest speaker technique has a digital
threshold detector to determine the presence of the loudest
speaker. The conference circuit then connects this source to all
other lines in the conference while at the same time deleting
the signal to the line determined to be the source of the loudest
speaker. The main difficulty with this circuit relates to the
operation of the loudest speaker threshold detector. The circuit
operates in a satisfactory manner when the background noise on
all lines in the conference is low and the levels are equal.
However, when the noise level on one or more lines increases,
one line can dominate others, especially if some of the lines are
low level trunk circuits. Also, the detector may switch between
noisy lines producing an annoying chopping effect. The circuit
is also limited in the total number of multi-line conferences
which can be provided simultaneously.
-- 1 --
(~
.~ .
~.Z~7ZS
. . . i . ~
SVM~ V CF TH~ I~_NT-5`
m;~e cisclosec cigital cc..f,re;ce circui. aac tively
combines conference signals with single aaGer~ 2 partial sum
accumulator random-access memory (~), ana conversion
read-only memories (RO~s). The threshold detection function is
eliminated. Additive background noise leveis may be reduced by
the dynamic selection of moaified sections of conversion tables
in the conversion ROMs. The number of conferences, and the
number of lines per conference, are not arbitrarily restricted,
but instead are flexibly accommodated on 2 demand basis.
Internal conferencing time slots are dynamically assignable via
a microprocessor controlled channel indexing memory. The
signal level on lines, such as trunk circuits, can be
selectively adjusted to compensate for loop attenuation on a
per-line basis resulting in more balanced levels on conferenced
conversations.
Digital techniques are used permitting a hish level of
integration, using pulse-code modulated (PCM) signals from
standard coder-decoders (CODECs). The circui' can operate wïth
a number of voice coding law signals, such as u-law and A-law,
by the use of conversion ROMs containing conversion tables for
the selected voice coding law.
The number of conferences available and the number of lines
per conference is limited only by the number N of in'ernal
conferencins ~CM time slots. The num5er of internal
conferencing time slots used per conCerence equals the square
o. the number of lines in the conference. The 'otal number o'
multi-line conferences possible at zny one time is de.ermined
by determining the number of internal conferencing time slots
required per multi-line conference ana fitting this into the N
time slot total available space. These time slo.s are internal
to the conference circuit and have no effec. on the capacity of
the System PCM ~us. Conference ca?acity can be increased by
increasing the number of internal conferencing time slots per
frame.
~24~7ZS
,, . ,.--`~
65175-74
In accordance with a broad aspect of the invention
there is provided a conference circuit for a communication
system comprising:
means for combining conference signals, and
means, coupled to said combining means, for reducing
additive background noise portions of said conference signals,
wherein said reducing means comprises a logic device containing
a conversion table having a plurality of overlayed modified
sections.
In accordance with another broad aspect of the
invention there is provided a conference circuit for a
communication system comprising:
means for reducing additive background noise protions
of conference signals of said system, and
means, coupled to said reducing means, for dynamically
controlling said reducing means, wherein said reducing means
comprises a memory element containing a conversion table
:~ having a selectable plurality of overlayed modified sections.
;
~ -2a-
1~4~7Z5
;. . : . "
r~-CCR-~ 3 m~ 7.i~ G
Tne princi?ie~ o- _~e inventio-. w 11 bê r,orê 'ull~.
appreciz.êa 'rom the llustra,ive emboGimên in the
accompân~ins dr2wing. Tne single ~-~GUR~ shows~a Dlock di2sr2m
. 5 of the invention.
D~TAILED DESCRIPTION
By way of example, the invention is described with
reference to a time-division multiplex digitzl communication
system which uses the North American and Japanese standard time
slot frame of 24 voice channels. This standard frame results
from digitizing speech at an 8 kHz rate, which results in 2 125
microsecond frame, and employing the Tl data rate of 1.544
megabits per second. Thus, there are 193-bits in each 125
microsecond frame. Twenty-four 8-bit words, each representing
one sample of each of the channels, constitute 152-bits of a
193-bit frame with the 193d-bit being 2 framing bit. Grou?s of
voice channels, each hzving 24 voice channels, are coupled to a
193 time slot by B-bit System PCM Bus having a frame length
-i equal to the standard frame length. Each group frame is
disassembled into the original 24 8-bit signals, each of which
occupies an 8-bit time slot of the System P''M Bus.
As shown in the FIGVRE, line signals in PCM time slots
assigned to conference activity, wnich are incoming from z 193
time slot ~y 8-bit System PCYI Bus, are loaded into 2 193-bit by
8-bit time slot buffer ~M M2 àuring 2 frame. Durinc the s,ame
frame, M2 also outputs the resultant conference information,
from the frame preceding the ncoming frame by two 'rames, on'o
the outgoing PCM time slots. The incoming channels are
accumulated for one frame.and processed during the next frame,
with the result being inserted on the System PCM 3us n the
following frame. M2 is duplicatea 2s two RA'~!s M2A and M2B to
extract/insert information, and to collect processed
information, on alternate f.ames in an interleaved manner so as
to produce a continuous signal frame-to-frame. During the
extraction/insertion mode, M2 is coupled to the Channel Counter
which leads the time slot position by 1/2 time slot period.
-- 3
1246725
This is c-com?lisheG ~hrouch he use of cor.~~.ence tlmins
sisnzis wn~ch 2re each o fse~ from the ~ime slo. 3y ~ frac icn
o ..he time slot ?eriod. This allows informction to be either
insertea onto or extracted from the time slo- associated with
the M2 address location 2ssigned to the time slot ch2nnel in
the correct center-sampled position. Channel Indexing RAM Ml,
controlled, e.g., by an on-board microprocessor, determines if
the time slot is incoming or outgoing, this function being
controlled by control bits of the Ml output signal, e.g., bits
17 and 18 of a 20-bit output si5nal. Ml includes an output
latch. Switches XOA and XOB allow for addressing M2A and M2B,
respectively, by either Ml or the Channel Counter, respectively.
During a conference, the assigned iine PCM signals are
processed by being digitally added together to produce a
lj composite signal that is sent to all lines. The composite
signal does not include as a component the signal of the line
to which the composite signal is being sent, thus eliminating
speaker side tone. For each conference, the number of
additions required is equal to the number of lines per
conference. The number of intern21 conferencing time slots
required per addition is equal to the number of lines. Thus,
the total number of conferencing time slots required per
conference equals the square of the number of lines per
conference.
2~ The n~mber of conferences available and the number of lines
per conference is limited only by the number N cf internal
con'e encing PCM time slots. The internal conference PC~ time
slot frame has the same length as the System PCM Bus 'ime slot
frame. The total number of multi-line conferences ~ossible at
,0 any one time is determined by determining the number of time
slots required per multi-line conference and fitting this into
the N time slot total a~2ila~1e sp2ce. These time slots 2re
internal to tne conference circuit and have no effect on the
capacity of the System PCM Bus. For example, where the number
3i of internal conierencing time slots is matched to the number of
time slots in the System PCM Bus, which here would be egual to
~24~725
65175-74
192 with an additional framing time slot, the maximum number of
multi-line conferences are as follows:
Lines Time Maximum UsedRemaining
per Slots per Number of Time Time
ConferenceConference Conferences SlotsSlots
3 ~ 21 189 3
4 16 12 192 0
7 175 17
6 36 5 180 12
7 49 3 147 45
8 64 3 192 0
9 81 2 162 30
100 1 100 92
11 121 1 121 71
12 144 1 144 48
13 169 1 169 23
Many multi-line conference combinations are possible. For
example, a twelve-line conference, a five-line conference, and
two three-line conferences could all be provided at the same
time.
Conversion of the conference line signals to and from
linear form is done via two conversion ROMs. Incoming 8-bit PCM
signals from each conference line, via standard 8-bit u-law
CODECs, are first converted from an 8-bit u-law companded PCM
signal, consisting of a 7-bit value plus a sign bit, to a
12-bit 2s compliment linear signal, corresponding to the 7-bit
value plus sign bit, in a 256-bit by 12-bit programmable
read-only memory (PROM) M3 which contains a conversion table.
The linear PCM signal is added, by a 16-bit adder A, to the
result of any previous addition which is contained in an indexed
64-bi~t by 16-bit partial sum accumulator RAM M4. Because the
result contains the value as well as the sign, addition or
-- 5 --
~.~
124~7Z5
65175-74
subtraction is done in adder A by simple 2s compliment arithmetic.
A 16-bit adder is used to provide the required resolution for the
12-bit 2s compliment linear addition. The additional bits are
used to determine an overflow in the positive or negative direc-
tions. The index corresponds to the line for which the addition
is being done. The capacity of M4 is limited to 64, in the
example given, because no more than 63 lines may be involved in
conference activity at any one time, which is in the event of
twenty-one 3 line conferences.
The result of the addition by the 16-bit adder is
stored in M4 as an intermediate result, at the same time being
converted from 12-bit linear to 8-bit u-law by a conversion
table contained in a 4-kilobit by 8-bit read-only memory M5
e.g. an EPROM. The output of M5 goes through an overflow
correction circuit OFC which prevents high amplitude wrap-
around distortion on loud combined signals. As stated
previously, additional bits of the adder A are used to determine
an overflow in the positive or negative directions. For example,
00 and 11 would be the normal states of the 14th and 13th bits
for the plus and minus conditions, respectively. Plus and
minus adder overflow would be detected by monitoring these
bits for either a 01 or a 10, respectively. When an overflow
condition exists, a maximum value u-law code, having the
appropriate polarity of the sign bit, is substituted by the OFC
~orthe conversion table output. Thus, the OFC prevents
excessive distortion when the addition range is exceeded during
the summation of simultaneous high amplitude signals.
The OFC output signal is stored in M2 which is
indexed to the correct time slot, being overwritten during every
` lZ4~i725
65175-74
addition. The value in M2 at the end of the frame is the
required u-law sum.
The sequence of operation for each conference,
requiring one internal conferencing time slot per operation, is
as follows:
a) Assign a partial sum accumulator memory address
location from M4 to each line and set these accumulator
memory address locations to zero. This is accomplished
because, by resetting the latches L3 and L4 to zero,
zero is added
-6a-
" ~24~;725
__ 7_. C an^ s,ored in each cccumul2tor msr,cr;v adcress
iocc'io.,. ~wc ~i-s of the ~ll out?~t sisncl, e.s., bits lc and
2~, are usec to reset L3 anc L9, res?ectively.
o~ For each accumulator memory adcress location, select all
lines in the conference except.the line assigned to the
; specific accumulator memory address location, add each
line signal to the contents of the accumulator memory
address location in turn and store in the accumulator
memory address location, updating the contents of the
accumulator memory address location everytime an addition
is done, and at the same time storing the resulting u-law
value in assigned line locations in M2.
When the above process is completed for every accumulator
memory address location at the end of the frame, M2 will
contain the u-law resultant signal for each line in positions
assigned by Indexing RAM ~1. These signals zre inserted, via
the controlled Indexins RAM Ml, in the correct time slots on
the System PCM Bus during the following frame.
Switches X2A and X2B allow M2A and M2B, respectively, to
collect unprocessed conference signals from the System PCM Bus
or to collect processed conference signals from the conference
processing portion of the conference circuit. Switch X3 allows
for outputting to the conference processing portion of the
conference circuit from either M2A or M2B. Framing device F
provides an end-of-'rame sisnal EOF whiCh is used to s~itcn XOA
2_ and XOB, X2A and X2B, and X3 so that processing and
insertion/extraction can occur at the same time. Gating
switches X4A and X4B allow for the controlled insertion of the
resultant conference signals onto the System PCM Bus 'rom M2A
and M2 , respectively. X4A and X4B are controlled by both a
_' control ~i' of .he ~1 output signal, e.g., bit 18, and the
end-of-fr2me signal ~OF.
In order to facili.ate an increase or decrease o' the
number of lines during a conference call, accumul2tor memory
address locations are assigned and zeroed on a demand basis
3; starting at internal conference time slot one. The additions
12a~72S
65175-74
are assigned to be performed during time slots located at the
end of the internal conferencing time slot frame, with these
time slot assignments decreasing in time order as more lines
are added. Controlled Indexing RAM Ml provides the assignment
by controlling the addressing of M2. In this manner, the size
of conferences may be randomly changed and new conferences of
varying sizes may be added or deleted without affecting other
conference calls. A control device P, such as an on-board
microprocessor, is used by Indexing RAM Ml to control
conferencing time slot assignments. Switch Xl allows for
addressing Ml by either the control device P or the Channel
Counter. Xl is controlled by the conference timing signals.
Background noise is reduced during the addition of
signals from multiple conferenced lines by selecting modified
u-law to linear conversion tables stored as overlayed sections
in M3. Different overlays of the low-level portion of the
u-law curve reduce the additive effect of background noise,
with different overlays being available for different size
conference configurations. In this manner, noise reduction
factors are selected on a per-conference basis and may be
dynamically changed as the number of calls in a conference
change. Alternate overlays may be made available to M3, with
one providing the normal u-law curve and others providing
; curves adjusted to provide different amounts of low-level
additive noise reduction while also minimizing the resulting
signal distortion. As an example, doubling the size of M3,
from 256-bit by 12-bit to 512-bit by 12-bit, would allow for
the provision of four 64-bit low-level protion alternate
--8--
~' .
~24~i725
65175-74
overlays. Selection is made by an overlay selection device S,
which has a transfer function which is controlled by an overlay
selection portion of the Ml output signal. Selector S modifies
the line signal from M2 so that the S output is the address of
the selected overlay section of M3.
Two multiplier circuits MCl and MC2 are used to adjust
the level of low-level signals, such as low-level trunk
_ signals. The levels on these low-level signal lines may be
increased or decreased by, e.g., +12, +6, -6, or -12 dB, using,
e.g., simplified barrel shifter circuits. The signal level is
controlled on a per-line basis via control bits of the output
signal of Indexing RAM Ml, permitting gain to be selectively
adjusted as required. In this manner, the level on trunk
circuits may be increased to a level similar to that produced
by local station circuits, permittingmore balanced levels on
signals that come from sources that have different loop
attenuations. MCl and MC2 are employed to modify the gain of
selected components of the conference signal, and to modify the
overall gain of selected resultant conference signals,
respectively.
The circuit can be easily modified to operate with A-
law signals by substituting conversion ROMs containing A-law
conversion tables. Other voice coding law can be accommodated
in the same manner.
Conference capacity can be increased by increasing the
number of internal conferencing time slots per frame, for
example, by employing the European standard time slot frame
which has 25 percent more time slots per 125 microsecond frame
lZ4~;7ZS
65175-74
than the North American/Japanese standard. As a further
example, if the number of internal conferencing time slots
were, e.g., doubled, here to 384 time slots, a nineteen-line
conference, and two three-line conferences could all be provided
at the same time. Conference capacity could also be increased
by providing for other means for accumulation which would allow
for the simutaneous zeroing of all accumulator memory address
locations. This would free conferencing time slots, which were
being used for zeroing, to be used for additional conference
additions.
-9a-
1~4~i725
t~
~hile nG ?resent invention ~s ~een describea in
connection wit.- a preferred emboai-.lent thereof, it is to ~e
n~ders'ooà hzt addition21 embodir,ents, modific2tions and
a?Dlic2tions which will become obvious to those skilled in the
a,t are included within the spirit an~d scope of the invention
2S set forth by the claims appended hereto.
- 10 -
