Language selection

Search

Patent 1275235 Summary

Third-party information liability

Some of the information on this Web page has been provided by external sources. The Government of Canada is not responsible for the accuracy, reliability or currency of the information supplied by external sources. Users wishing to rely upon this information should consult directly with the source of the information. Content provided by external sources is not subject to official languages, privacy and accessibility requirements.

Claims and Abstract availability

Any discrepancies in the text and image of the Claims and Abstract are due to differing posting times. Text of the Claims and Abstract are posted:

  • At the time the application is open to public inspection;
  • At the time of issue of the patent (grant).
(12) Patent: (11) CA 1275235
(21) Application Number: 1275235
(54) English Title: METHOD OF FABRICATING MULTILAYER STRUCTURES WITH NONPLANAR SURFACES
(54) French Title: METHODE DE PRODUCTION DE STRATIFIES DONT LA SURFACE N'EST PAS PLANE
Status: Expired and beyond the Period of Reversal
Bibliographic Data
(51) International Patent Classification (IPC):
  • B32B 03/00 (2006.01)
  • H01L 21/48 (2006.01)
  • H05K 01/18 (2006.01)
  • H05K 03/46 (2006.01)
(72) Inventors :
  • BLOECHLE, DONALD PAUL (United States of America)
  • KALLIAT, MOHANAN PULIYANKODAN (United States of America)
  • MAZEIKA, WILLIAM ANTHONY (United States of America)
(73) Owners :
  • AMERICAN TELEPHONE AND TELEGRAPH COMPANY
(71) Applicants :
  • AMERICAN TELEPHONE AND TELEGRAPH COMPANY (United States of America)
(74) Agent: KIRBY EADES GALE BAKER
(74) Associate agent:
(45) Issued: 1990-10-16
(22) Filed Date: 1987-09-29
Availability of licence: N/A
Dedicated to the Public: N/A
(25) Language of filing: English

Patent Cooperation Treaty (PCT): No

(30) Application Priority Data:
Application No. Country/Territory Date
912,874 (United States of America) 1986-09-29

Abstracts

English Abstract


METHOD OF FABRICATING MULTILAYER STRUCTURES
WITH NONPLANAR SURFACES
Abstract
Disclosed is a method for laminating multilayer structures with
nonplanar surfaces such as structures which include a cavity formed therein. A
conformal material, a release material, and an optional template are provided over
the structure prior to the lamination bonding operation. The conformal and release
materials then fill the cavity during the bonding operation to prevent flow of
adhesive from between the layers into the cavity, and the template redistributescavity edge stresses to minimize wire bonding pad deflections. The materials can-
then be removed for further processing of the multilayer structure.


Claims

Note: Claims are shown in the official language in which they were submitted.


Claims
1. A method of fabricating a multilayer structure which includes a recess
defined by a nonplanar surface comprising the step of providing a flowable adhesive
between the layers for bonding the layers together and characterized by the steps of:
providing a release material and a flowable, conformal material thereon
over the multilayer structure including the area over the recess; and
applying heat and pressure to the structure sufficient to cause the
conformal and release materials to fill the recess before the adhesive flows into the
recess and thereby prevent the flow of adhesive into the recess.
2. The method according to claim 1 wherein the recess is a cavity defined
by the multiple layers which is suitable for providing a semiconductor chip therein.
3. The method according to claim 1 wherein the conformal material
comprise a flowable rubber with a putty-like consistency.
4. The method according to claim 1 wherein the release material
comprises a material with an elongation of at least 200 percent and a yield stress of
less than 13.8 MPa.
5. The method according to claim 2 further characterized by the step of
providing a template between the multilayer structure and release material in areas of
the structure outside the cavity in order to distribute stresses away from the edges of
the layers defining the cavity.
6. The method according to claim 1 wherein the heat is applied at a rate
of 5 - 30°C/minute to a peak temperature in the range 160 - 190°C for a period of
30-90 minutes, and the pressure applied is in the range 0.8 - 4.8 MPa.
7. The method according to claim 1 further comprising the step of lifting
off the conformal and release materials subsequent to the application of heat and
pressure.
8. A method of fabricating a multilayer structure which includes a cavity
defined by said layers suitable for providing a semiconductor chip therein,
comprising the step of providing a fiowable adhesive between the layers for bonding
the layers together, and characterized by the steps of:
providing over the multilayer structure including the area over the
cavity, a first layer of a release material having an elongation of at least 200 percent
and a yield stress of less than 13.8 MPa;

providing over the release material a second layer of a conformal
material comprising a flowable rubber with a putty-like consistency, and
applying heat and pressure to the structure sufficient to cause the
conformal and release materials to fill the cavity before the adhesive flows into the
cavity and thereby prevent the flow of adhesive into the cavity.
9. The method according to claim 1 wherein the boundaries of the recess
are defined by the layers and the adhesive extends to the boundaries.
10. The method according to claim 7 wherein the conformal and release
materials are discarded after the fabrication of a single structure.
11. The method according to claim 1 wherein the release material and
conformal material are provided as layers of uniform thickness over the area of the
recess.
12. The method according to claim 8 wherein the adhesive extends to the
boundaries of the cavity defined by said layers of the multilayer structure.
13. The method according to claim 8 further comprising the steps of
lifting off the conformal and release layers and discarding said layers after the
fabrication of a single structure.
14. The method according to claim 8 wherein the release material and
conformal material are provided as layers of uniform thickness over the area of the
cavity.

Description

Note: Descriptions are shown in the official language in which they were submitted.


7~i~35
- 1 -
METHOl~ OF FABRICATINC~ MULTILAYF.R STRUCTURES
WITH NONPLANAR SUl~F~CES
Background of the Invention
One of the contenders for future semiconductor electronic packaging
schemes is the chip cavity multilayer board. The structure basically comprises
multiple layers of printed wiring board material with conductors on one or more
5 major surfaces of each layer. The layers are bonded together by an appropriateaclhesive. Included in the structure is a cavity where the semiconductor chip isbonded and electrically connected to pads on the various layers. This chip cavity
multilayer board can then be attached to a standard printed wiring board including
other components.
One of the problems associated with fabricating this structure involves
bonding together the various layers. If not properly controlled, the adhesive tends
to flow from between the layers of printed wiring board material into the cavity as
a result of the application of heat and pressure during bonding. This Iesults intight manufacturing tolerances, since too little flow of the adhesive can result in
15 lack of circuit encapsulation and voids between the layers.
Another problem associated with ~abricating this type of structure
involves the bending and deformation of wire bonding pads during the bonding
process. Deformed and distorted wire bonding pads are not suitable for automatedwire bonding assembly of the chip.
20 SummarY of the Invention
The invention is a method of fabricating a multilayer structure which
includes a nonplanar surface defined by said layers. A flowable adhesive is
provided between the layers for bonding the layers together~ A release material
and a conformal material are provided over the str~lcture including the cavity.
25 Heat and pressure are applied to the structure to cause the conformal and release
materials to fill the recesses in the nonplanar surface and thereby prevent the flow
of the adhesive into the recesses.
Brief ~escription of the Drawin~
These and other features of the invention aue delineated in detail in
30 the following description. In the drawings:
F~G. 1 is a perspective, cut-a~ay view of a typical multilayer structure
which may be fabricated in accordance with the invention, and
~ ;I''~`
.. . . .
' . . : ' : ' ' ' '
:
- . ., ~: ' ' ," ' ' ~
- ~ .
.

75~
FIGS. 2-3 are cross-sectional views of the multilayer str~lctwre of
FIG. 1 during different stages of fabrication in accordance with one embodiment
of the invention.
It will be appreciated that, for the sake of illustration, these figures are
5 not necessarily drawn to scale.
l~etailed Description
FIG. 1 illustrates a typical cavity multilayer board which can be
fabricated in accordance with the invention. The bottom substrate layer, 10, in
this example, is a mixture of bismaleimide, triazine and epoxy, and includes
10 conductive elements, e.g., 11 and 12, on both major surfaces. Also included on
the substrate is a conductive pad 13 for bonding a semiconductor chip thereto (not
shown). Multiple layers, 15 and 1~, are located over and properly registered with
the substrate, 10. These layers are typically the same type of printed wiring board
laminate material as the substrate and also include conductive members on both
15 major surfaces, e.g., 17 and 18, as well as via holes, e.g., 19, electrically connecting the conductors on opposite surfaces.
The multiple layers, 15 and 16, define a cavity, 20, for placement of
the chip. The cavity typically measures approximately .9 cm x 1.2 cm at its baseand 1.0 cm x 1.3 cm at the top with a height of .065 cm. Conductive pads, e.g.,
20 21 and 22, are included on the top surfaces o~ the two layers, 15 and 16, near the
edges defining the cavity so that electrical connections can be made to the chip by
wire bonding to the pads.
Plated through holes, e.g., 23, are provided through the entire structure
so that conductive pins, such as 24 may be inserted therein. These pins provide
25 the electrical connection to the next level of interconnection such as a printed
wiring board.
The multiple layers, 15 and 16, are typically bonded to the substrate
and to each other by an appropriate adhesive, 25 and 26, provided between the
substrate and first laye~ (15~ and between the first and second (16) layers. The30 adhesive is typically a no ~9OW or low flow, partially polymerized, material which
is preimpregnated with glass fabric ~known in the art as B-stage prepreg
adhesive). In this example, the adhesive was a bismaleimide-triazine-epoxy
mixture impregnated E-glass telectrical grade) fabric. Other standQrd adhesives
can be employed. Two or more adhesive layers are stacked and aligned in the
35 structure after appropriate CQVity cutouts are t`ormed in each layer. Next, heat and
,:
. .. : : . ,
, ' ': ' . ' :" : ',

31.~'75~3~
pressure are applied to form a permanent bond between the layers. The bonding
is typically done by increasin~ the temperature at a rate in the range o~
5C/minute -30C/minute to a maxirnum temperature in the ran~e 160 - 190C
which is held for a period of 30-90 minutes. The applied pressure is typically
5 .8 - 4.8 megapascals. This bonding causes the adhesive to i~ow and can, therefore,
result in adhesive flowing into the cavity (including the area over the bonding
pads 21).
FIG. 2 illustrates a portion of a multilayer structure d~lring one stage
of fabrication in accordance with an embodiment of the invention. It will be
10 appreciated that many packages such as shown in FIG. 1 are batch fabricated from
a multilayer board panel which is typically approximately 46 cm x 61 cm with
many cavities formed therein. FIGS. 2 and 3, therefore, show only the portion ofthe multilayer structure which will eventually result in a single package.
PIG. 2 illustrates the stage where the multiple layers, 15 and 16, have
15 been stacked over the substrate, 10, with the adhesive layers, 25 and 26, provided
therebetween, b~lt prior to the lamination operation which will produce final
bonding between the layers and substrate. Optionally, a template, 30, is provided
on top of the multilayer structule. (The template is shown in the figures as lifted
slightly above the multilayer structure for purposes of illustration.~ This template
20 is a thin sheet of material, in this case type 300 stainless steel with a thickness of
approximately .046 cm, which has openings therein corresponding in size and
position to the cavities formed in the multilayer structure. The purpose of the
template ;s to distribute the stresses during the bonding operation to minimize
bending of the edges of the layers 15 and 16 which include the bonding pads 21
25 and 22. Consequently, the template should be thin enough not to interfere with
the bonding process, but thick enough and with enough bending strength to
minimize bending of the layers at the cavity edges. A thickness of 250 ~ 750
microns is useful for this function. The template material should also have a
coefficient of thermal expansion similar to the multilayer structure. In addition to
30 stainless steel, a double-clad copper laminate approximately 350 microns thick
was suitable.
Provided over the multilayer structure and template is a combination
of a release film 31 and ~owable conformal material 32. In particular, the release
material, 31, which is in the form of a sheet, was placed on the template, 30, over
35 the entire area of the panel including the portion shown in FIG. 2. I'he conformal
.
~ ~ .
';
.

5~;~5
- 4 -
material, 32, which was in the form of a tape, was laid on the release film as aseries of contiguous stripes approximately 1.3 cm x 45 7 cm to cover essentiallythe entire c~uea of the release film Thus, the film and material are pLlced in
contact with the top of the structure ~in this case the template) and with each other
5 over the entire area of the structure including all the cavities The release film is
a thin layer of a material which will prevent the conformal material from bonding
to the underlying structure. For reasons discussed below, it should also yield at
relatively low stress and have high elongation, i.e. be capable of stretching without
breaking. In particular, it is preferred that the release material have an elongation
10 of greater than 200 percent with a yield stress of less than 13.8 MPa. One useful
material is tetrafluoroethylene tape. However, other materials capable of releasing
the template, printed wiring board laminate and adhesive, and also having
sufficient elongation can be employed. A preferred thickness is in the range
12.5 microns to 250 microns. If the layer is too thin it will tend to fracture, and
15 if it is too thick, it will not conform to the shape of the cavity. In this example,
the thickness was approximately 50 microns.
The conformal layer, 32, should comprise a material which is capable
of flowing in~o and conforming to the dimensions of the chip cavity during the
bonding operation to be described. In particular, the material should be capable of
20 flowing into and filling the cavity before the adhesive, 25 and 26, sof~ens and
flows into the cavity. The material should also be thermally stable tO withstandthe temperature during the bonding operation. One useful material is a butyl
rubber sealant tape. This is a putty-like material with a viscosity of about 500,000
poise when measured with a Rheometrics Mechanical Spectrometer at a frequency
25 of 1 radian per second and a strain of 15 percent at 25C. In this example, a0.32 cm thick tape of such material was utilized. In general, it iS preferred tO use
a rubber, which is flowable, ti.e. one which is not polymerized or only partially
polymerized~, and which has a putty-like consistency (i.e. a viscosity in the range
100,000 to 1,000,000 poise at 25C). In general, thicknesses of the conformal
30 layer within the range .13 cm - 1.3 cm should be appropriate. If the layer is too
thin, if will not fill the cavity, and ;f it is too thick, it is not economical.The structure in FIG. 2 is then subjected to a heat and pressure cycle
for bonding the various layers together. That is, in this example, the structure is
heated at a rate of 22C/minute to a peak temperature of 177C where it is held
35 for approximately 60 minutes at a pressure of 3.5 MPa in order to fully bond and
:
- '' . . '
.
.
'

S~35i
polymerize the ad}lesive layers 15 and 16. As shown in FIG. 3, the heat and
pressure cause the confo~mal layer, 32, to l~ow into and completely fill the cavity.
The release layer, 31, stretches sufficiently without breaking to provide the
necessary interface between the conformal coating and the multilayer structure.
5 The conformal layer flows into the cavity prior to the flow of the adhesive layers
so that the for~ner acts as a dam against the flow of the latter into the cavity. The
chip and wire bonding pads, 13 and 21, are therefore protected. Further, since the
flow of the adhesive is now prevented, a wider processing window is provided forthe bonding operation, both in the choice of adhesives and in the range of
10 larninating cycles. In this example, heating at a rate in the range of 11 -
30C/minute to a peak temperature in the range 160 - 190C for 30-9û minutes
at a pressure of 1.7 - 4.8 Mpa may be utilized without adverse effects.
Subsequent to the bonding cycle, the conformal and release layers are
mechanically lifted off the multilayer structure. This is done easily since the
15 release layer prevents sticking of the conformal layer to the structure. The
combination of conformal and release materials can then be discarded. The
template, 30, is also mechanically lifted off ~he structure and can be rewsed.
Norrnal processing of the cavity multilayer board, such as fabricating plated
through holes (23 of FIG. 1), providing a covercoat (40 of FIG. 1), and assembly20 of connector pins (24 of FIG. 1) then proceeds.
While the invention has been described with respect to the fabrication
of a chip cavity multilayer board, it should be appreciated that the inventive
techniques should be applicable wherever multilayer electronic structures are
fabricated which require protection of a recess in a nonplanar surface. For
25 example, it may be desirable in some types of printed wiring boards tO provide a
thinner ledge around the ~order of a thic~er board and to locate bonding pads onthat ledge. In such cases, the ledge could be protected from adhesive between
layers of the thicker portion of the board. Another possibility is to utilize the
invention to prevent adhesive from oozing through via holes to the top of the
30 multilayer structure.
Various additional modifications will become apparent to those skilled
in the art. All such variations which basically rely on the teachings through which
the invention has advanced the art are properly considered within the scope of the
invention.
.
.
.
- . :
., ~

Representative Drawing
A single figure which represents the drawing illustrating the invention.
Administrative Status

2024-08-01:As part of the Next Generation Patents (NGP) transition, the Canadian Patents Database (CPD) now contains a more detailed Event History, which replicates the Event Log of our new back-office solution.

Please note that "Inactive:" events refers to events no longer in use in our new back-office solution.

For a clearer understanding of the status of the application/patent presented on this page, the site Disclaimer , as well as the definitions for Patent , Event History , Maintenance Fee  and Payment History  should be consulted.

Event History

Description Date
Inactive: IPC deactivated 2011-07-26
Inactive: IPC from MCD 2006-03-11
Inactive: IPC from MCD 2006-03-11
Time Limit for Reversal Expired 2002-10-16
Letter Sent 2001-10-16
Grant by Issuance 1990-10-16

Abandonment History

There is no abandonment history.

Fee History

Fee Type Anniversary Year Due Date Paid Date
MF (category 1, 7th anniv.) - standard 1997-10-16 1997-08-27
MF (category 1, 8th anniv.) - standard 1998-10-16 1998-09-24
MF (category 1, 9th anniv.) - standard 1999-10-18 1999-09-20
MF (category 1, 10th anniv.) - standard 2000-10-16 2000-09-15
Owners on Record

Note: Records showing the ownership history in alphabetical order.

Current Owners on Record
AMERICAN TELEPHONE AND TELEGRAPH COMPANY
Past Owners on Record
DONALD PAUL BLOECHLE
MOHANAN PULIYANKODAN KALLIAT
WILLIAM ANTHONY MAZEIKA
Past Owners that do not appear in the "Owners on Record" listing will appear in other documentation within the application.
Documents

To view selected files, please enter reCAPTCHA code :



To view images, click a link in the Document Description column. To download the documents, select one or more checkboxes in the first column and then click the "Download Selected in PDF format (Zip Archive)" or the "Download Selected as Single PDF" button.

List of published and non-published patent-specific documents on the CPD .

If you have any difficulty accessing content, you can call the Client Service Centre at 1-866-997-1936 or send them an e-mail at CIPO Client Service Centre.


Document
Description 
Date
(yyyy-mm-dd) 
Number of pages   Size of Image (KB) 
Drawings 1993-10-12 3 167
Claims 1993-10-12 2 85
Abstract 1993-10-12 1 18
Descriptions 1993-10-12 5 269
Representative drawing 2001-08-12 1 35
Maintenance Fee Notice 2001-11-12 1 178
Fees 1996-08-19 1 64
Fees 1995-09-14 1 63
Fees 1994-08-31 1 73
Fees 1993-08-16 1 36
Fees 1992-08-26 1 45