Note: Descriptions are shown in the official language in which they were submitted.
CA 020863~8 1998-10-19
TITLE OF THE INVENTION
"Tap-Welght Controller For Adaptive Matched Filter Receiver"
RELATED APPLICATION
The present inventlon ls related to copendlng
Canadlan Patent Appllcatlon Number 2,079,292, "Fast Response
Matched Filter Receiver With Decision Feedback Equalizer", T.
Yamamoto, filed September 28, 1992 and asslgned to the same
assignee as the present invention.
BACKGROUND OF THE INVENTION
Field of the Inventlon
The present invention relates generally to
equalizatlon technlques for dlgltal modulatlon such as QAM
(quadrature amplltude modulatlon), and more speclflcally to a
tap-welght controller of a matched fllter recelver used ln
comblnatlon with an equallzer such as decision feedback
equalizer.
Description of the Related Art
In dlgital radlo transmlsslon systems, intersymbol
lnterference ls equallzed uslng a declsion feedback equalizer
when the ratio of undesired-to-desired signal (p) is smaller
than 1. However, if the desired, direct-path signal arrives
at a receiver later than an undesired, lndlrect-path signal,
interference occurs between them, causing what is called
multipath fading. When this occurs, the amplitude of the
undesired signal ls stronger than the desired signal, hence p
1, giving rise to a large negative peak at time t = -T
(where T is the symbol timlng) with respect to the center,
71024-221
CA 020863~8 1998-10-19
- la -
posltlve peak at the orlgin of the lmpulse response of the
transmlsslon system, whereas, when p = 0, l.e., ln the absence
of the undeslred component, the lmpulse response ls
symmetrlcal wlth respect to the orlgln. Under such
clrcumstances, lntersymbol lnterference cannot completely be
equallzed.
It ls known that the transfer function of an optimum
fllter ls the complex con~ugate of the spectrum of the lnput
slgnal and such a fllter ls called a
71024-221
CA 020863~8 1998-02-04
NE-486
- 2 -
matched filter. Since the impulse response of the matched filter is a time-
2 reversed and delayed version of the input signal, the application of a signal3 whose U/D ratio is smaller than 1 to the matched filter results in the
4 generation of two negative peaks, one at time t = -T and the other at t = T,
S both having amplitudes one-half of the amplitude of the original negative
6 peak at time t = -T.
7 A proposal has been made for using an adaptive matched filter in
8 combination with a decision feedback equalizer in order to take advantage
9 of the unique characteristic of the matched filter for equalizing digital
10 signals affected during transmission by multipath fading since the two
11 negative peaks at the output of the matched filter can be easily equalized
12 by the decision feedback equalizer. The combined use of an adaptive
13 matched filter and a decision feedback equalizer enables significant
14 improvement of equalization when the later-arriving, indirect-path signal is
dominant in the received signal. More specifically, the adaptive matched
16 filter is implemented with an A/D converter for converting a demodulated
17 incoming signal into digital samples a higher rate than the symbol rate of
18 the incoming signal, a transversal filter and a tap-weight controller to
19 control the tap weights of the transversal filter in an adaptive fashion in
20 response to the output of the decision feedback equalizer. The tap-weight
21 controller comprises a plurality of cross-correlators corresponding to the
22 tap-weight multipliers of the transversal filter to detect cross-correlations
23 between output digital samples of the equalizer derived from each
24 incoming symbol and delayed versions of the corresponding digital
samples supplied to the input of the adaptive matched filter. The
26 correlation output signal from each cross-correlator has the same number
27 of bits to represent a tap-weight coefficient as the number of quantization
28 levels of the A/D converter. However, when the cross-correlation is low
29 and hence satisfactory equalization cannot be expected, the lower bits of
the tap-weight control signal are insignificant, and produce an undesired
CA 020863~8 1998-10-19
effect as lf they were an additional source of intersymbol
interference.
SUMMARY OF THE INVENTION
It ls therefore an ob~ect of the present lnvention
to provlde an adaptlve matched fllter whlch ellmlnates
addltlonal source of lntersymbol lnterference when
successlvely recelved symbols have a low level of correlatlon.
Accordlng to the present lnventlon, there is
provlded a recelver comprlsing an analog-to-dlgltal (A/D)
converter for recelving signals at a symbol rate and
converting the signals into dlgital samples at a rate whlch ls
n tlmes hlgher than the symbol rate, where n is an integer
equal to or greater than 2. A transversal fllter has a flrst
tapped delay llne of a serles of delay elements for recelvlng
the dlgltal samples from the A/D converter, and a plurallty of
tap-welght multlpliers connected respectlvely to successlve
taps of the delay llne. The outputs of the tap-welght
multlpllers are summed to produce a matched fllter output
whlch ls supplled to an equallzer, such as declslon feedback
equallzer, at the symbol rate. A tap-welght controller has a
second tapped delay llne for recelvlng the dlgltal samples
from the A/D converter so that the digital sample at a center
tap of the second delay line is substantlally tlme colncldent
wlth a dlgltal sample from the equalizer. A plurality of
cross-correlators are provlded correspondlng respectlvely to
the tap-welght multlpliers of the transversal filter, each of
the cross-correlators belng connected to a corresponding one
71024-221
CA 020863~8 1998-10-19
of successlve taps of the second delay llne. Each of the
cross-correlators comprlses a latch for recelvlng a dlgltal
sample from the correspondlng tap of the second delay llne for
latchlng a dlgltal sample at the symbol rate. A multlpller ls
provlded for multlplylng the latched dlgltal sample wlth the
dlgltal sample from the equalizer to produce a dlgltal sample
of a correlatlon value. An average clrcult successlvely sums
the dlgltal sample from the multlpller to produce an output
dlgltal sample representlng an average of summed correlatlon
values and supplles the dlgltal sample of the average value as
hlgher slgnlflcant blts of a tap-welght coefflclent to the
correspondlng tap-welght multlpller. An lnverter ls connected
to the average circult for lnvertlng the most slgnlficant blt
of the output of the average clrcult to produce a group of
blts each havlng the same blnary value as the lnverted most
slgnlflcant blt, and supplles the group of blts to the
correspondlng tap-welght multlpller as lower slgnificant blts
of the tap-welght coefflclent.
BRIEF DESCRIPTION OF THE DRAWINGS
The present lnventlon will be descrlbed ln further
detall wlth reference to the accompanylng drawlngs, ln whlch:
Flg. 1 ls a block dlagram of an adaptlve matched fllter
recelver wlth a declslon feedback equallzer, showlng detalls
of the adaptlve matched fllter;
Flg. 2 ls a block dlagram of the declslon feedback
equallzer;
71024-221
CA 020863~8 1998-10-19
Fig. 3 is a block diagram of each correlation circuit of
Fig. 1; and
Fig. 4 shows relationships between the digital tap-weight
coefflcients of each cross-correlator of the present lnvention
and corresponding tap-weight coefficients of a prior-art
cross-correlator.
DETAILED DESCRIPTION
Referring to Fig. l, there is shown an adaptive
matched filter receiver wlth a decision feedback equalizer
according to the present invention for digitally modulated
signals (such as quadrature amplitude modulation or phase
shift keying). The IF (intermediate frequency) version of a
received signal is applied through an input termlnal 1 to a
QAM demodulator 2, such as 16-QAM demodulator, to produce a
baseband signal. The amplitude range of the demodulator
output is compressed by a factor K in order to conform it to
the conversion range of an analog-to-digital converter 4 for
purposes of digital error compensation, or equalization. A/D
converter 4 is clocked by a sample pulse generator, for
frequency doubler 5 at twice the symbol rate of the clock
recovered by a clock recovery circuit 11. The output of the
A/D converter 4 is supplied at twice the symbol rate of the
baseband signal to an adaptive matched filter 6. The output
of matched filter 6 is coupled to a decision feedback
equalizer 7 which is clocked at the symbol rate. The adaptive
matched filter 6 includes a transversal filter 8 and a tap-
71024-221
CA 020863~8 1998-10-19
.
- 5a -
weight controller 9 that controls the tap-welght coefflclents
of the transversal fllter 8.
Transversal fllter 8 lncludes a tapped delay llne
formed by a serles of delay elements 12, 13, 14 and 15, each
belng lmplemented by N fllp-flops clocked at twlce the symbol
rate l/T to successlvely lntroduce a delay tlme T/2 to the N-
blt dlgltal samples supplled from A/D converter 4. Successlve
taps of the delay llne are connected respectlvely to tap-
welght multlpllers 16, 17, 18, 19 and 20. These tap-welght
multlpllers multlply the dlgltal lnputs from the delay llne
wlth respectlve tap-welght coefflclents A_2, A_l, Ao~ Al and
A2 supplled from tap-welght controller 9 to produce welghted
dlgltal slgnals. The outputs of the multlpllers 16~20 are
applled to an adder 21 where they are summed and applled to a
latch 22 where the summed slgnal ls sampled at the symbol-rate
clock and applled to DFE 7.
Tap-welght controller 9 comprlses a delay llne
connected to the output of A/D converter 4. Thls delay llne
ls formed by an ad~ustment delay clrcult 31 wlth a delay tlme
r and a serles of delay elements 32, 33, 34 and 35 each belng
clocked at twlce the symbol rate to lntroduce a delay tlme
T/2, formlng successlve taps respectlvely correspondlng to
those of the delay llne of transversal fllter 8. The
successlve taps of the delay llne of tap-welght controller 9
are connected respectlvely to cross-correlatlon clrcults 41
through 45 to whlch the output of DFE 7 ls also applled as a
feedback slgnal.
71024-221
CA 020863~8 1998-10-19
- 5b -
The delay time ~ is determined so that a digital
sample Dl from the output of DFE 7 which represents the center
peak of the channel impulse response of a given incoming
symbol and a corresponding digltal sample D2 from A/D
converter 4 colnclde wlth each other at the center tap of the
71024-221
CA 020863~8 1998-02-04
NE-486
delay line of transversal filter 8. Otherwise stated, a delay time ~ + (T/2) x
2 2 is equal to a total of the delay times of transversal filter 8 and DFE 7. As
3 will be described, the DFE 7 operates at the symbol rate and therefore
4 when a digital output sample Sj (where i is an integer) from DFE 7
S coincides with a pair of digital samples Sj_1 and Sj_o.s from delay circuit 31.
6 For example, for a series of digital samples So, S1, S2, S3, and S4 from DFE
7 7 there is a series of corresponding digital-sample pairs (S_1, S_o 5), (S0,
8 So.s), (S1, S1.s), (S2, S2 5) and (S3, S3 5) from delay circuit 31.
9 If the AMF/DFE receiver is a 16 QAM receiver, the incoming data is a
sequence of 2-bit codes each having a unique signal point defined in the
11 signal constellation diagram. The baseband analog input to the
12 compression circuit 3 is compressed by a factor 2, for example, so that the
13 transmitted signal points (11), (10), (01) and (00) correspond respectively
1 4 to scale-down signal points (101), (100), (01 1) and (010) represented by
the output of the A/D converter 4. The compressed analog baseband
16 signal is converted to an N-bit digital signal by A/D converter 4. Therefore,
17 an incoming signal which is located close to signal point (11 ) is converted1 8 to an N-bit code (101 xxxx). If the incoming signal is not affected by
19 multipath fading, the N-bit output code of the A/D converter usually varies
20 in a range between (1011111) and (0100000). The signal will exceed
21 beyond this range when affected by intersymbol interference and assume
22 a value which deviates far from this range. However, such out-of-the
23 range digital values will be corrected by the equalization process provided
24 by the transversal filter 8 of adaptive matched filter 6 under control of the
2 5 tap-weight controller 9.
26 If the received signal has experienced a mutipath fading during
27 transmission, the indirect-path signal is stronger than the direct-path signal.
28 If the indirect-path signal arrives earlier than the direct-path signal, the2 9 latter behaves as if it were an interfering signal and the resultant channel impulse response of the system is such that a large intersymbol
CA 020863~8 1998-02-04
NE-486
- 7 -
interference occurs at a point t = -T with respect to the center peak of the
2 impulse response. The resultant channel impulse response has an
3 asymmetrical pattern with respect to the center peak.
4 The delay time between successive taps of both transversal filter 8 and
tap-weight controller 9 of adaptive matched filter 6 is chosen so that the
6 asymmetrical impulse response pattern is transformed into a symmetrical
7 pattern. To achieve this asymmetrical-to-symmetrical pattern conversion
8 of the impulse response, the clock rate of the adaptive matched filter 6 is
9 chosen to correspond to the timing difference between the direct- and
indirect-path signals is in the neighborhood of T/2 or 3T/2 and the tap-
11 weight coefficients Aj are generated so that the energy of intersymbol
12 interference on one side of the center peak of the channel impulse
13 response is divided into like components and distributed equally on each
14 side of the center peak. Specifically, the tap weight controller 9 derives
tap-weight coefficients Aj at time e from the following Equation:
l r
1 6 Aj(~ D1(k) x D2(k - 2) / ~J (1~
17 where, k is the digital sample supplied to each of the cross-correlation
18 circuit 41~45.
19 Decision feedback equalizer 7 generally comprises a forward equalizer
20 51, a backward equalizer 52, an adder 53, a decision circuit 54, an
21 expansion circuit 55 and a tap-weight controller 56. The effect of the
22 forward equalizer 51 is to compensate for intersymbol interference that
23 occurs under abnormal conditions where the later-arriving, indirect-path
24 signal is dominant, while the effect of the backward equalizer 52 is to
25 compensate for intersymbol interference that occurs under normal
26 conditions where the early-arriving, direct-path signal is dominant. The
27 forward equalizer 51 includes a series of delay elements 61 and 62
2 8 connected to the output of adaptive matched filter 6 and tap-weight
29 multipliers 70, 71 and 72 connected respectively to successive taps of the
CA 020863~8 1998-02-04
NE-486
delay elements 61, 62 to multiply their respective inputs with tap-weight
2 coefficients C_2, C_1 and Co supplied from the tap-weight controller 56.
3 Likewise, the backward equalizer 52 comprises a series of delay elements
4 63, 64 connected to the output of threshold decision circuit 54, and tap-
s weight multipliers 73, 74 connected respectively to successive taps of the
6 delay elements 63, 64 to multiply their respective inputs with tap-weight
7 coefficients C1 and C2 supplied from the tap-weight controller 56. All
8 delay elements of the decision feedback equalizer 7 are clocked at the
9 symbol rate.
l o The outputs of all multipliers 70~74 are summed by adder 53 and
11 applied to threshold decision circuit 54 and expansion circuit 55. The
12 decision circuit 54 compares the input signal with predetermined threshold
13 values (010), (011), (100) and (101). The bits of lower significance than the14 least significant bit of the three-bit code are interpreted by the decision
15 circuit 54 as a deviation of each signal from the corresponding signal point
16 and used as error bits for backward equalization (errors arising from
waveform distortion). If the received baseband signal is converted to a five-
18 bit code (10011), it is compared with the threshold (100) and converted to
19 a code (10010) by the decision circuit 54. The converted five-bit code is
applied to as an input of the delay element 63 of the backward equalizer.
21 The expansion circuit 55 converts the range of N-bit digital signals to
22 the original range in a manner inverse to that of the compression circuit 3
2 3 mentioned earlier. More specifically, the output of adder 53 is compared
24 with the three-bit codes of the down-scaled signal points which are
mapped in relation to the reduced range of input signals to produce an
2 6 output so that it is scaled up to the original range. For example, a five-bit
2 7 code (10011) from adder 53 is converted to a three-bit code (101). The
2 8 least significant bit of the three-bit output code is used as an error bit for
29 correcting the tap-weight values of the tap-weight controller 56. To this
3 0 end, the expansion circuit 55 supplies the higher two bits of the mapped
CA 020863~8 1998-02-04
NE-486
three-bit code to an output terminal 10, and supplies the higher two bits of
2 the code as data bits and the least significant bit as an error bit to the tap-
3 weight controller 56.
4 Fig. 3 shows details of each cross-correlator of the tap-weight
controller 9 of the adaptive matched filter. According to the present
6 invention, the cross-correlator comprises a latch 80 and a multiplier 81.
7 The latch 80 of each cross-correlator is connected to a corresponding tap
8 of the delay line formed by elements 31~35 to store a digital sample from
9 the corresponding tap in response to the symbol clock from the clock
recovery circuit 11. When a digital sample D1(k) is supplied from DFE 7 at
11 time k to the multiplier 81 of each cross-correlator, digital samples D2(l+k-
12 1 ) and D2(~+k-0.5) are supplied successively from the A/D converter 4 at
13 times (~+k-1) and (~+k-0.5) to the delay element 31, and digital samples
1 4 D2(k-1 ) and D2(k-0.5) are successively input to the latch 80 of the cross-
correlator 41 at times (k-1 ) and (k-0.5). Since the latch 80 is clocked at
1 6 symbol rate, it latches the sample D2(k-1) and supplies it to multiplier 81.1 7 Therefore, the multiplier 81 of cross-correlator 41 generates an output
1 8 D1 (k) x D2(k - 1 ) and the multiplier 81 of cross-correlator 42 generates an
19 output samples D1(T + k) x D2(T + k - 1). Likewise, the multipliers 81 of
cross-correlators 43, 44 and 45 generate output samples D1(2T + k) x
21 D2(2T + k -1), D1(3T + k) x D2(3T + k - 1), D1(4T + k) x D2(4T + k - 1),
2 2 respectively.
23 The output of the multiplier 81 of each cross-correlator is applied to an
24 average circuit 82 which comprises an integration and division circuit 83, a
2 5 timing circuit 84 and a latch 85. The correlation value represented by the
2 6 digital sample from multiplier 81 is integrated and reset to zero at intervals
27 L in response to a reset pulse supplied from timing circuit 84 to produce an
28 N-bit integrated value over a period L x T. An average value of the
2 9 integrated value is obtained by utilizing those digits of the N-bit value
3 0 which are shifted from the most significant bit by an amount
CA 020863~8 1998-02-04
NE-486
- 10 -
corresponding to the integer L in a manner well known in the computation
2 of binary digital signals. The average circuit 82 produces an (N/2)-bit code
3 by adopting the higher N/2 bits of the average value. If the N-bit digital
4 average value is an eight-bit word, the higher four bits of the value are
S stored in latch 85 in response to a latch enable pulse from the timing circuit6 84 that is generated immediately following the rest pulse. The first to
7 fourth bits of an averaged correlation value are output from latch 85 of
8 each cross-correlator to the corresponding tap-weight multiplier of the
9 transversal filter 8 as the first to fourth bits of a tap-weight coefficient.
According to the present invention, the first (MSB) bit of the tap-weight
11 coefficient is inverted by an inverter 86 and the fifth to eighth bits of the12 average value are produced, each of the fifth to eighth bits having the
13 same binary value as the inverted MSB. The fifth to eighth bits of each
14 cross-correlator are also supplied to the corresponding tap-weight
15 multiplier as the fifth to eighth significant bits of the tap-weight coefficient.
16 The most significant bit of the outputs of each cross-correlator is used17 as a sign bit by the corresponding tap-weight multiplier. As illustrated in
18 Fig. 4, the absolute value of a correlation between digital samples D1 and
19 D2 varies in a positive range between (11110000) and (10000000) and
varies in a negative range between (01 11 11 11 ) and (00001 1 1 1).
21 Therefore, when a correlation between digital samples D1 and D2 is low,
22 the absolute value of the correlation is small, and the tap-weight coefficient
23 supplied to a given tap-weight multiplier of transversal filter 8 assumes a
24 positive value (10000000) which corresponds to a range of prior-art
correlation values (10001 1 11)~(10000000) or a negative value (01 111 11 1 )
2 6 which corresponds to a range of prior-art values (01 1 11 1 1 1)~(011 10000).
27 Thus, the absolute value of the tap-weight coefficient for a low level of
2 8 correlation is converged to a minimum value (10000000) or (01 1 1 1 1 11). In
29 this way, those of the tap-weight multipliers of the adaptive matched filter 6 where equalization cannot be expected any more are supplied with
CA 020863~8 1998-02-04
N E-486
- 11 -
minimum significant values, so that additional intersymbol interference,
2 which would otherwise occur in the prior art AMF receiver as a result of
3 insignificant small correlation values, is avoided.
4 When the level of correlation is high, the prior art tap-weight
5 coefficient would assume a value equal to or higher than (10010000) or
6 equal to or smaller than (01101 11 1). Whereas, the higher four bits of the
7 tap-weight coefficient are of the significant value that adaptively controls
8 the matched filter 6. The resolution of the tap-weight coefficient of the
9 present invention is apparently lower than the resolution of the prior art
10 coefficient. However, since the primary function of the adaptive matched
11 filter 6 is to produce a time-reversed and delayed version of the input
12 signal, resulting in a pair of symmetrically located intersymbol interferences
13 as described above, so that the burden of forward equalizer 51 is reduced,
14 intersymbol interference can be completely eliminated by the decision
15 feedback equalizer 7 in so far as the low-resolution output of the adaptive
16 matched filter 6 is within the equalization capability of the DFE 7.
17 The foregoing description shows only one preferred embodiment of
18 the present invention. Various modifications are apparent to those skilled
19 in the art without departing from the scope of the present invention which
20 iS only limited by the appended claims. Therefore, the embodiment
21 shown and described is only illustrative, not restrictive.
