Note: Descriptions are shown in the official language in which they were submitted.
~1~464~
SMALL-SCALE SIGNAL ADDING DEVICE AND
DIFFERENTIAL DETECTING DEVICE
BACKGROUND OF THE INVENTION
(1) Field of the Invention
This invention relates to a signal adding device for
adding received multiple signals in digital signal processing
and also relates to a differential detecting device that
handles phase-modulated signals with the above signal adding
device, and specifically relates to a signal adding device and
differential detecting device realized in small-scale logical
circuits.
(2) Description of the Prior Art
Recently, in the field of mobile communications,
differential detecting devices handling phase-modulated signals
have often been used. This is because the differential
detecting method is less affected by a phenomenon called
fading, a disturbance unique to mobile communications.
Japanese Laid-Open Patent Application No.63-153942 and
Japanese Laid-Open Utility Model No.2-70542 disclose techniques
concerning differential detecting devices in digital signal
processing. These prior-art differential detecting devices are
explained below with reference to the drawings.
Fig.l shows a structure of a prior-art differential
detecting device. 21 and 22 represent A/D converters that
sample inphase and quadrature-phase baseband signals i(t) and
q(t). Inphase and quadrature-phase baseband signals i(t) and
1
- 214646
q(t) are obtained by performing the quasi-synchronous
quadrature-phase detection on the modulated signal; that means,
by multiplying the input signal with two respective local
signals having the same frequency as the input carrier wave and
differing each other by angle of 90 degrees. Differential
detection calculating unit 33 comprises delays 23 and 24,
multipliers 25, 26, 27, and 28, and adders 29 and 30. 31 and
32 represent lowpass filters. The differential detecting
device with the above composition is explained below on its
operation.
Sampled inphase baseband signal I(nT) sampled by A/D
converter 21 goes two ways, one of which directly enters
multiplier 25, and the other is delayed by delay 23 one symbol
time mt to change to I { ( n-m ) T} then enters multiplier 25 , where
n indicates the sequential sampling number, m the number of
sampling in one symbol time, and T the period of sampling. The
term symbol indicates the unit with which data is modulated by
the transmitter.
Also, sampled quadrature-phase baseband signal Q(nT)
sampled by A/D converter 22 goes two ways, one of which
directly enters multiplier 26, and the other is delayed by
delay 24 one symbol time mt to change to Qf(n-m)T} then enters
multiplier 26. Adder 29 adds the outputs from multiplier 25
and 26 and outputs detection output E1(nT). Adder 30 outputs
another detection output E2(nT) with the following procedure:
first, outputs from delay 23 and A/D converter 22 are input to
2
'~ 214646
multiplier 27, then outputs from delay 24 and A/D converter 21
are input to multiplier 28, and outputs from the multiplier 27
and 28 are input to adder 30 which outputs E2(nT). In this
way, vector calculations on sampling baseband signals
I(nT)+jQ(nT) and I{(n-m)T}+jQ{(n-m)T}, where j is an imaginary
number, are performed to detect the~phase difference.
Furthermore, detection outputs E1(nT) and E2(nT) from
respective adders 29 and 30 are input to lowpass filters 31 and
32 respectively, by which unnecessary high-frequency elements
generated by A/D converters 21 and 22 in digitization are
filtered to gain demodulated baseband signals C1(nT) C2(nT).
The above vector calculation in differential detection
calculating unit 33 is explained below with the aid of the
formulas.
It is assumed that data of phase a is I(nT)+jQ(nT) and
the previous data (one symbol before) of phase 0' is I{(n-
m)T}+jQ{(n-m)T}. The relation is shown in Formula 1.
Formula 1
I(nT)=cos9
Q(nT)=sine
I { ( n-m ) T } =cos9'
Q{ ( n-m )T}=sine'
Then, on data of the phase difference (e-9'), cosine
component E1(nT) and sine component E2(nT) are obtained from
Formula 2 below.
Formula 2
3
2~.~46~~
E1(nT)=cos(o-o')
=cosecose' +sinosine'
=I(nT)~I((n-m)T}+Q(nT)~Q{(n-m)T)
E2(nT)=sin(A-e')
=sin8cos6' -cosesin8'
=Q(nT)~I{(n-m)T)-I(nT)~Qf(n-m)T}
As shown above, the prior-art differential detecting
device performs the differential detection by digitizing the
phase-modulated signal and then by performing the vector
calculations shown in Formula 2.
However, the prior-art differential detecting device
requires at least four multipliers, two adders, and two delays
of hardware for the vector calculations, and also its circuit
requires too many gates to be put into IC. So, only a large-
scale IC or multiple ICs can realize all those hardware, and
this has been an obstacle to provide a compact, light-weight,
and low-price communication equipment using such differential
detecting device.
SUMMARY OF THE INVENTION
The first object of the present invention, in
consideration of the above mentioned problems, is to provide
a signal adding device with small-scale logical circuit. The
second object of the present invention is to provide a
differential detecting device easily put into IC, which is
enabled by reducing the hardware components required for vector
4
2154fi4
calculations.
The first object is achieved by a signal adding device
for adding n input signals with frequency fb or lower and
outputting an added signal, fb being a real number, and n being
an integer greater than 0, comprising: a multiplexing unit for
multiplexing the n input signals in time-division at time ~t
intervals, multiplexing all the n input signals at least once,
of being 1/2nfb or shorter; and a lowpass filter for cutting
frequency components with frequency (1/net)-fb or higher from
signals output from the multiplexing unit and passing frequency
components with frequency fb or lower; and an outputting unit
for outputting signals which have passed the lowpass filter as
the added signal.
The multiplexing unit of the device may comprise: an
analog signal selector for selecting each of the n input
signals in sequence and selecting all the n input signals in
time period 1/2fb or shorter; and an A/D converter for sampling
and digitizing each of the input signals output from the analog
signal selector, and outputting sampled digital signals to the
lowpass filter.
The multiplexing unit of the device may also comprise:
n A/D converters each of which samples and digitizes a
corresponding one of the n input signals at every time period
net and outputs m-bit data, nit being 1/2nfb or shorter, the
n A/D converters performing sampling with time difference et
between each other, m being an integer greater than 0; and a
5
21~464~
selector which, synchronized with digitizations by the n A/D
converters, sequentially selects one from n pieces of the m-
bit data output from the n A/D converters and outputting
selected m-bit data to~the lowpass filter.
The data sequence generated via the selector and A/D
converters is then input to the lowpass filter to be output
as a signal with only the baseband components. The output
signal is equal to the signal obtained by the prior-art signal
adding device with adders. It shows that adders required in
the prior art can be replaced with selectors, which can be
realized in a circuit with less gates.
The second object is achieved by a differential
detecting device for detecting, from inphase and quadrature-
phase baseband signals which are obtained by a quadrature
detection on a phase-modulated signal, cosine and sine
components of a phase difference at two instants of the phase-
modulated signal, comprising: two A/D converters for digitizing
and converting the inphase and quadrature-phase baseband
signals to respective inphase data and quadrature-phase data
at every predetermined time period ( symbol ) ; a cosine component
calculating unit for multiplying the inphase data by previous
inphase data predetermined symbols earlier, multiplying the
quadrature-phase data by previous quadrature-phase data the
predetermined symbols earlier, and alternately outputting their
multiplication results at every symbol in time-division
multiplexing; a sine component calculating unit for multiplying
6
21x4646
the quadrature-phase data by inphase data the predetermined
symbols earlier, multiplying the inphase data by quadrature-
phase data the predetermined symbols earlier, and alternately
outputting their multiplication results at every symbol in
time-division multiplexing, wherein for a case of
multiplication of the inphase data by quadrature-phase data
the predetermined symbols earlier, the sine component
calculating unit inverts its multiplication result; and two
lowpass filters for receiving respective data sequences from
the cosine component calculating unit and the sine component
calculating unit, cutting frequency components whose
frequencies are higher than first predetermined frequency level
from the data sequences, and passing frequency components of
the data sequences whose frequencies are lower than second
predetermined frequency level, the second predetermined
frequency level being lower than the first frequency level.
The cosine component calculating unit of the device may
comprise: a first selector for selecting the inphase data and
the quadrature-phase data alternately at every symbol; a delay
for delaying data selected by the first selector for the
predetermined number of symbols; and a first multiplier for
multiplying data selected by the first selector by data delayed
by the delay, and the sine component calculating unit
comprises: an inverter for inverting the inphase data; a second
selector, operating synchronously with the first selector, for
selecting the quadrature-phase data when the first selector
7
~I54fi4G
selects the inphase data, and selecting output data of the
inverter when the first selector selects the quadrature-phase
data; and a second multiplier for multiplying data selected by
the second selector by data delayed by the delay.
The cosine component calculating unit of the device may
also comprise: a first selector for selecting the inphase data
and the quadrature-phase data alternately at every symbol; a
delay for delaying data selected by the first selector for the
predetermined number of symbols; and a first multiplier for
multiplying data selected by the first selector by data delayed
by the delay, and the sine component calculating unit
comprises: a second selector, operating synchronously with the
first selector, for selecting the quadrature-phase data when
the first selector selects the inphase data, and selecting the
inphase data when the first selector selects the quadrature
phase data; an inverter for inverting and outputting the
inphase data selected by the second selector and outputting
the quadrature-phase data selected by the second selector as
it is; and a second multiplier for multiplying data output from
the inverter by data delayed by the delay.
The cosine component calculating unit obtains
alternately two kinds of values on the cosine component of a
phase difference of a modulated signal, and outputs the
obtained values to the lowpass filter in time-division
multiplexing. The lowpass filter outputs a signal consisting
of only baseband components. The signal is equal to the cosine
8
CA 02154646 2002-11-21
component of the phase diffE:renc;e of the modulated signal.
The sine component calculating unit similarly outputs the
sine component of the sigr:al.
Accordingly, in a further aspect, the present
invention provides a differential detecting device for
detecting, from inphase and quadratu~:-e-phase baseband
signals which are obtained by a quadrature detection on a
phase-modulated signal, cosine and sine components of a
phase difference at two instants of said phase-modulated
signal, comprising: two A/D converters for digitizing and
converting said inphase and quadratuz-e-phase baseband
signals to respective inphase data and quadrature-phase
data at every predetermined time period vsampling period);
a cosine component calc:uiating means for calculating said
cosine component by alternately selecting said inphase
3ata and said quadrature-phase data; a sine component
calculating means for ~alcuiati:ng said Nine component by
alternately selecting said inphase data and said
quadrature-phase data; and two iowp~~ss filters for
respectively receiving said cosine component calculated by
;said cosine component calculating means and said sine
~~omponent calculated by said sine compr~nent calculating
means, and for cutting frequency components whose
frequencies are higher than a first, predetermined
a
CA 02154646 2002-11-21
frequency level fram said received cosine and sine
components, and passing frequency components of said
received cosine and sine components whose frequencies are
lower than a second predetermined frequency level, said
second predetermined frequency level being lower than said
first frequency level.
In a still further aspect, the present invention
provides a differential detecting de~.rice for detecting,
from inphase and quadrature-phase baseband signals which
are obtained by a quadrature detection on a phase-
modulated signal, cosine and s;.~ne components of a phase
~3ifference at two instants of said phase-modulated signal,
~~omprising: two A/D converters far digitizing and
~~onverting said inphase and quadrature-phase baseband
;signals to respective inphase data and quadrature-phase
data at every predetermined ~~ime period ;sampling period);
a cosine component calculating means for calculating said
cosine component by alternately seiect:~ng said inphase
data and said quadrature-phase data, whE:,rein said cosine
component calculating means comprises: ~ first selector
for alternately selec~.ing said inphase data and said
quadrature-phase data at every said sampling period; a
delay for delaying data selected by said first selector
i_or said predetermined number o:E samp':.ing periods; and a
~aa
CA 02154646 2002-11-21
first multiplier for. multiplying data selected by said
first selector by data delayed by sa.i.d. delay; a sine
component calculating means for calculating said sine
component by alternately selecting said inphase data and
said quadrature-phase data, wherein said sine component
calculating means comprises: an inverter for inverting
said inphase data; a second selector, operating
synchronously with said first selector, for selecting said
quadrature-phase data when said first. selector selects
said inphase data, and selecting output data of said
inverter when said first selector selectG said quadrature-
phase data; and a second mv.~lti.plier for multiplying data
selected by said second selector by data delayed by said
delay; and two lowpass filtf~r5 for respectively receiving
said cosine component calculated by said cosine component
calculating means and said sine compon~:nt calculated by
said sine component calculating means, and for cutting
frequency components whose frequencies are higher than a
first predetermined frequency level from said received
cosine and sine cornponerats, and passing frequency
components of said re<~eived cosine and sine components
whose frequencies are lower than a second predetermined
frequency level, said second predetermined frequency level
being lower than said first frequency lewe~l.
3b
CA 02154646 2002-11-21
In a still further aspect, the present invention
provides a differential detecting devi<;e for detecting,
from inphase and quadn°ature-phase baseband signals which
are obtained by a quadrature detection on a phase-
modulated signal, cosi..ne and sine components of a phase
difference at two instants of said phase-modulated signal,
comprising: two A/D converters for digitizing and
converting said inphase and quadrature-phase baseband
signals to respective inphase data and quadrature-phase
data at every predetermined time period isampling period);
a cosine component calculat_i.ng means for calculating said
cosine component. by alternately selecting said inphase
data and said quadrature-phase data, wherein said cosine
component calculating means comprises: a first selector
for alternately sel~~ctinc~ said vnphase data said
quadrature-phase data at every said sampling period; a
delay for delaying data se:'.~ected by saLd first selector
for said predetermined number of sampiir~g periods; and a
first multiplier for multiplying data selected by said
first selector by data delayed by sa~~d delay; a sine
component calculating means for calculating said sine
component by alternate~.y selecting said inphase data and
said quadrature-phase data, wherein sa~.d sine component
calculating means comprises: a second selector, operating
~C
CA 02154646 2002-11-21
synchronously with said first selector, vor selecting said
quadrature-phase data when said first selector selects
said inphase data, and selecting said inphase data when
said first selector selects said quadrat;zre-phase data; an
inverter for inverting and outputting said inphase data
selected by said second selector and outputting said
quadrature-phase data selected by said second selector
without inverting said quadrature-phase data; and a second
multiplier for multiplying data output from said inverter
by data delayed by said delay; and two lowpass filters for
respectively receiving said cosine campozaent calculated by
said cosine component calculating mear_s and said sine
component calculated by sa.d sine component calculating
means, and for cutting frequency cr~mponents whose
frequencies are higher than a first predetermined
frequency level from said received cosine and sine
components, and passing frequency components of said
received cosine and sine components whose frequencies are
lower than a second predetermined freq~,aency level, said
second predetermined frequency level being lower than said
first frequency level.
The above device is realized in tl:e circuit with only
two multipliers and one delay instead of four multipliers
9d
CA 02154646 2002-11-21
and two delays required in the prior a:rt. Furthermore,
two adders used in the ;o:rior art are no m~:~re required.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other objects, advantages and features of
the invention will become apparent fr~~m the following
description thereof taken in conjunction with the
accompanying drawings which illustrate a specific
embodiment of the invention. In the drawings:
Fig. 1 is a block diagram illustrating the structure of a
,prior art differential detecting device.
fig. 2 is a block diagram il:Lustrating the structure of
she differential detecting device in Fiy-st Embodiment of
she present invention.
:gig. 3 is a block diagram illustrating the structure of
'.he differential detection calculating unit in First
hmbodiment of the present invention.
i~ ig . 4 is a table shawinc~ the t ime -~:~eries change of
detection signals F1(nTand F2(nT) in First Embodiment of
t=he present invention.
Fig. 5 shows the wave forms of the detection signals and
~~ a
21546_46
demodulated baseband signals in First Embodiment of the present
invention.
Fig.6 is a block diagram illustrating the structure of the
differential detecting device in Second Embodiment of the
present invention.
Fig.7 is a block diagram illustrating the structure of the
signal adding device in Third Embodiment of the present
invention.
Fig.8 is a block diagram illustrating the structure of a prior-
art signal adding device.
Fig.9 shows the wave forms and frequency spectra for explaining
the addition principles of the prior-art signal adding device.
Fig.lO shows the wave forms and frequency spectra for
explaining the addition principles of the signal adding device
in Third Embodiment of the present invention.
Fig.ll shows selector 11 in Fig.7 realized in a circuit with
gates.
Fig. l2 shows adder 29 in Fig.8 realized in a circuit with
gates.
Fig.l3 is a block diagram illustrating the structure of a
variation of the signal adding device in Third Embodiment of
the present invention.
Fig.l4 shows the circuit of selector 33 for analog signals used
in the variation of the signal adding device shown in Fig. l3.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
~m4s4s
<First Embodiment>
Fig.2 is a block diagram illustrating the structure of
the differential detecting device in the first embodiment of
the present invention. In Fig.2, 1 represents first A/D
converter, 2 second A/D converter, 3 differential detection
calculating unit, 4 first lowpass filter, and 5 second lowpass
filter. First A/D converter 1 samples inphase baseband signal
i(t), and inputs sampled baseband signal I(nT) to differential
detection calculating unit 3. Second A/D converter 2 samples
quadrature-phase baseband signal q(t), and inputs sampled
baseband signal Q(nT) to differential detection calculating
unit 3. Differential detection calculating unit 3 performs the
calculations shown in Formula 3 below on the sampled baseband
signals I(nT) and Q(nT), inputs detection signal F1(nT) to
first lowpass filter 4, and F2(nT) to second lowpass filter 5.
First lowpass filter 4 and second lowpass filter 5 lowpass-
filter detection signals F1(nT) and F2(nT) and obtain
demodulated baseband signals D1(nT) and D2(nT) respectively.
Formula 3
For odd number n:
F1(nT)=I(nT)~I{(n-m)T}
F2(nT)=I{(n-m)T}~Q(nT)
For even number n:
F1(nT)=Q(nT)~Q{(n-m)T}
F2(nT)=-I(nT)~Q{(n-m)T}
All the digital data handled in this embodiment are
11
'' 2154646
eight-bit data, though it is not clear in Fig.2. Therefore,
first A/D converter 1 and second A/D converter 2 output eight-
bit data respectively, and as for input/output of differential
detection calculating unit 3, and inputs of first lowpass
filter 4 and second lowpass filter 5, data is passed over the
eight-bit buses. The components 3, 4, and 5 are realized in
logical circuits that handle eight-bit data. Though it is not
described in the figure, a clock oscillator sends a clock
signal to each component so that it can operate synchronously
with the signal.
Fig.3 illustrates the structure of the differential
detection calculating unit 3. The differential detection
calculating unit 3 comprises first selector 11, second selector
12, delay 13, inverter 14, first multiplier 15, second
multiplier 16, and select signal generator 18, and performs the
calculations shown in Formula 3.
The operation of the differential detection calculating
unit 3 with the above structure is explained with Fig.3.
Hoth sampled baseband signals I ( nT ) and Q( nT ) are input
to first selector 1l and second selector 12 respectively.
Sampled baseband signal I(nT) is inverted by inverter 14 to -
I ( nT ) before it is input to second selector 12 . First selector
11 operates synchronously with the clock signal from select
signal generator 18, and outputs data S1(nT) by selecting
alternately I(nT) and Q(nT) which are input simultaneously at
every sampling period T. On the other hand, second selector
12
~1~4~46
12 operates synchronously with the clock signal from select
signal generator 18, but selects alternately -I(nT) and Q(nT)
to output data S2(nT).
Output data S1(nT) of first selector 1l goes two ways,
one of which directly enters first multiplier 15, the other is
delayed one symbol time mT by delay 13 to change to S1{(n
m)T} and goes two ways to enter first multiplier 15 and second
multiplier 16. On the other hand, output S2(nT) of second
selector 12 directly enters second multiplier 16. The outputs
of the selectors are shown in Formula 4.
Formula 4
For odd number n:
S1(nT)=I(nT)
S1{(n-m)T}=I{(n-m)T}
S2(nT)=Q(nT)
For even number n:
S1(nT)=Q(nT)
S1{(n-m)T}=Q{(n-m)T}
S2(nT)=-I(nT)
Hence, output F1(nT) of first multiplier 15 can be
expressed as Formula 5.
Formula 5
For odd number n:
F1(nT)=S1(nT)~S1{(n-m)T}
=I(nT)~I{(n-m)T}
For even number n:
13
214646
F1(nT)=S1(nT)~S1{(n-m)T}
=Q(nT)~Q{(n-m)T}
Output F2(nT) of second multiplier 16 can be expressed
as Formula 6.
Formula 6
For odd number n:
F2(nT)=S2(nT)~S1{(n-m)T}
=Q(nT)~I{(n-m)T}
For even number n:
F2(nT)=S2(nT)~S1{(n-m)T}
--I(nT)~Q{(n-m)T}
Detection signals F1(nT) and F2(nT) are generated as
above. Now, it is assumed that the sampling speed in the
present embodiment is twice that of the prior art.
Fig.4 is a table showing the time-series change of
detection signals F1(nT) and F2(nT). Detection signals E1(nT)
and E2(nT) of the prior art are shown for comparison. It is
assumed that integer n takes the values from 1 to 8 and m,
number of samples per one symbol, is 4.
As Fig.4 shows, detection signal F1(nT) alternately
takes multiplication results of sampled inphase and quadrature-
phase baseband signals at every sampling, namely I(nT)~I{(n-
m)T} and Q(nT)~Q{(n-m)T}. On the other hand, prior-art
detection signal E1(nT) sampled at every second sampling takes
the addition result of I(nT)~I{(n-m)T} and Q(nT)~Q{(n-m)T}.
Similarly, detection signal F2(nT) alternately takes
14
2154fi46
multiplication results of sampled inphase and quadrature-phase
baseband signals, namely I{(n-m)T~~Q(nT) and -I(nT)~Q{(n-m)T}.
And prior-art detection signal E2 ( nT ) takes the addition result
of I{(n-m)T}~Q(nT) and -I(nT)~Q{(n-m)T}.
That is, detection signal F1(nT) of the present
embodiment alternately takes the two items of the
multiplication in time division. The two items are added to
make prior-art detection signal E1(nT). This is the same for
relation between signals F2(nT) and E2(nT). These relations
can be confirmed also in Fig.5.
How demodulated baseband signal D1(nT) is generated is
explained below with reference to Fig. S.
Fig. 5 shows waveforms of detection signal F1 ( nT ) , prior-
art detection signal E1(nT), demodulated baseband signal
D1(nT), and prior art demodulated baseband signal C1(nT). It
is assumed as in Fig.4 that integer n takes the values from 1
to 8 and m is 4.
In Fig.S, signs o in (a) represent the values of
detection signal F1 ( nT ) . Each sign o on continuous line in ( a )
represents the multiplication result of sampled inphase
baseband signals, I(nT)~I{(n-m)T~, and each sign o on broken
line represents the multiplication result of sampled
quadrature-phase baseband signals, Q(nT)~Q{(n-m)T}.
On the other hand, signs o in (c) represent the values
of prior-art detection signal E1(nT), each of which is the
addition result of the multiplication result of sampled inphase
2~~4s~~
baseband signals, I(nT)~I{(n-m)T}, and the multiplication
result of sampled quadrature-phase baseband signals,
Q(nT)~Q{(n-m)T}.
Signs o on smoothed continuous line in ( d ) represent the
values of prior-art demodulated baseband signal C1(nT), which
is the lowpass-filtered detection signal E1(nT). Similarly,
signs o on smoothed continuous line in ( b ) represent the values
of demodulated baseband signal D1(nT), which is the lowpass-
filtered detection signal F1(nT). The continuous line in (b)
and (d) are the same, as it is understood by comparing them.
Consequently, it can be said that lowpass-filtering detection
signal F1(nT) in (a) has generated baseband signal D1(nT),
which is equal to prior-art demodulated baseband signal C1 ( nT ) .
From the above fact it follows that the present device
does not require adder 29, which is used in the prior-art
device to add multiplication results of inphase and quadrature-
phase baseband signals, I(nT)~I{(n-m)T} and Q(nT)~Q{(n-m)T}.
Note that in the present embodiment it is possible to use the
same lowpass filter as the prior art.
Although Fig.5 shows only detection signal F1(nT) and
demodulated baseband signal D1 ( nT ) , the relation can be applied
to detection signal F2(nT) and demodulated baseband signal
D2(nT). Namely, lowpass-filtering detection signal F2(nT)
generates baseband signal D2 ( nT ) that is equal to prior art
demodulated baseband signal C2(nT).
As apparent from the above description, the present
16
2~.~464fi
embodiment realizes the logical circuit of differential
detecting device with only two multipliers, one delay and newly
put two selectors instead of four multipliers and two delays
in the prior art. Furthermore, two adders used in the prior
art are no more required. As a result, the present circuit can
be made of less gates, and it eases realizing it in IC. It
goes without saying that in the present device the number of
gates decreases as the A/D converter increases the digitization
resolution, namely the number of bits in a piece of data in
digitization.
<Second Embodiment>
The differential detecting device in the second
embodiment of the present invention is explained with reference
to the figures. The structure of the differential detecting
device in the second embodiment is the same as the block
diagram in Fig.2. Fig.6 shows the structure of differential
detection calculating unit 3. The differential detection
calculating unit 3 comprises first selector 11, second selector
12, delay 13, inverter 17, first multiplier 15, second
multiplier 16, and select signal generator 18, for performing
the calculations in Formula 3.
The structure of the device in the present embodiment
is almost the same as that in the first embodiment except newly
added inverter 17. So, the other components have the same
numbers as the first embodiment. Inverter 17 alternately
17
214646
outputs inverted data and non-inverted data. Practically, such
a circuit which deals with one-bit data is the two-input
exclusive OR. The exclusive OR operates as follows: if one of
the inputs is H, the other input is inverted and output; and
if L, the other not inverted and output as it is.
The operation of the differential detection calculating
unit 3 with the above structure is explained with reference to
Fig.6.
Hoth sampled baseband signals I ( nT ) and Q ( nT ) are input
respectively to both first selector 11 and second selector 12.
First selector 11 operates synchronously with the clock signal
from select signal generator 18, and outputs data S1(nT) by
selecting alternately I(nT) and Q(nT) which are input
simultaneously at every sampling period T. On the other hand,
second selector 12 also operates synchronously with the clock
signal from select signal generator 18, but selects I(nT) and
Q(nT) being different from that selected by first selector 11,
to output data S3(nT).
Output S1(nT) from first selector 11 goes two ways, one
of which directly enters first multiplier 15, the other is
delayed one symbol time mT by delay 13 to change to Slt(n
m)T} and then goes two ways to enter first multiplier 15 and
second multiplier 16. First multiplier 15 outputs F3(nT),
which is equal to F1(nT) shown in Formula 5.
On the other hand, output S3(nT) of second selector 12
is input to inverter 17. Inverter 17 operates synchronously
18
'' 214646
with the clock signal from select signal generator 18. If
S3(nT)=I(nT), inverter 17 inverts the input data to output
S4(nT)=-I(nT) into second multiplier 16, and if S3(nT)=Q(nT),
keeps the input data as it is to output S4(nT)=Q(nT) into
second multiplier 16 . Hence S3 ( nT ) and S4 ( nT ) can be expressed
as Formula 7 below.
Formula 7
For odd number n:
S3(nT)=Q(nT)
S4(nT)=S3(nT)
=Q(nT)
For even number n:
S3(nT)=I(nT)
S4(nT)=-S3(nT)
--I(nT)
Output F4(nT) from second multiplier 16 is expressed
as Formula 8
For odd number n:
F4(nT)=S4(nT)~S1{(n-m)T}
=Q(nT)~I{(n-m)T}
For even number n:
F4(nT)=S4(nT)~S1{(n-m)T}
--I(nT)~Q{(n-m)T}
As apparent from Formula 8, output F4(nT) of second
multiplier 16 is equal to F2(nT) shown in Formula 6.
In this way, detection signals F1(nT)=F3(nT) and
19
~m4s~s
F2(nT)=F4(nT) expressed in Formula 3 are generated.
The demodulated baseband signals are generated from the
detection signals the same as First Embodiment.
As apparent from the above description, the devices of
the present embodiment and First Embodiment have the same
function and components, but differ from each other in their
compositions. Consequently, the present embodiment, as First
Embodiment, realizes the logical circuit of differential
detecting device with only two multipliers, one delay and newly
put two selectors instead of four multipliers and two delays
in the prior art. Furthermore, since two adders used in the
prior art are no more required, a number of gates are deleted
from the circuit, and it eases realizing the circuit in IC.
Also, different from First Embodiment, the input/output
signals to/from first selector 11 and second selector 12 are
equal to each other in the present embodiment. This enables
reduction in gates when the selectors are realized in IC.
<Third Embodiment>
The signal adding device in the third embodiment of the
present invention is explained with reference to the figures.
Fig.7 is a block diagram showing the structure of the present
device. The components and their numbers are the same as those
in First Embodiment.
The present device adds signals xl(t) and x2(t) in
digital signal processing. The two signals xl(t) and x2(t)
21546~~
are sampled alternately at every time period T by first and
second A/D converters and output as sampled signals xls(t) and
x2s(t) respectively. The sampled signals are added to signal
zs(t) by selector 11 then input to lowpass filter 4. Lowpass
filter 4 outputs signal w(t), which is the desired added
signal.
The devices in Fig.7 and Fig.8 functions the same. The
device in Fig.8 has the same components and numbers as the
prior art differential detecting device shown in Fig.l. As
apparent from the comparison of Fig.7 with Fig.8, the present
device uses selector 11 instead of adder 29. In the prior art
signal adding device, two signals xl(t) and x2(t) are
simultaneously sampled by first A/D converter and second A/D
converter at every time period 2T and output as sampled signals
x'ls(t) and x'2s(t) respectively. The values of the sampled
signals are added by adder 29. Adder 29 then inputs signal
ys(t) to lowpass filter 31. Lowpass filter 31 outputs signal
v(t), which is the desired added signal.
Needless to say, the signal adding device shown in Fig.7
operates as a part of the differential detecting device in
First Embodiment shown in Fig.2. On the other hand; the prior
art signal adding device shown in Fig.8 operates as a part of
the differential detecting device in First Embodiment shown in
Fig. 1. For example, signals xls(t) and x2s(t) respectively
correspond to I(nT)~I{(n-m)T} and Q(nT)~Q{(n-m)T} which are
respective multiplication results of the sampled inphase and
21
2i5464~
quadrature-phase baseband signals.
Below is explained, with reference to the time-base wave
forms and frequency spectrum (Fourier transformation), that
added signals w( t ) , obtained from the present device, and v( t ) ,
obtained from the prior art, are equal to each other.
First, principles of addition in the prior art are
explained. (al) and (a2) in Fig.9 respectively represent time-
base wave form x'ls(t) and its frequency spectrum X'ls(f);
(b1) and (b2) represent time-base wave form x'2s(t) and its
frequency spectrum X'2s(f); (c1) and (c2) represent time-base
wave form ys(t) and its frequency spectrum Ys(f); and (dl) and
(d2) represent time-base wave form v(t) and its frequency
spectrum V(f).
It is assumed that fs=1/2T, and that X1 ( f ) and X2( f ) are
respective Fourier-transformed xl(t) and x2(t). It is also
assumed that the bandwidth (single-sided) of signals xl(t) and
x2 ( t ) is represented by H, and that the cutof f frequency of the
lowpass filter is fs-H. When it is assumed that Xs(t) is the
sampled signal obtained by sampling the sequential signal x ( t ) ,
that Fourier-transformed x(t) is X(f), and that Fourier-
transformed xs(t) is Xs(f), xs(t) and Xs(f) are expressed as
Formula 9 with x(t) and X(f). Hence, it is obvious that
spectra (a2) and (b2) shown in Fig.9 can be obtained.
Formula 9
a
xs(t) - B x(2nT)8(t-2nT)
22
2154646
Xs(f) - (1/2T) E X(f-nfs)
n._m
As shown in (d2) in Fig.9, the spectrum of the added
signal obtained by the prior art device is only the baseband
component, (1/2T){X1(f)+X2(f)}.
Then, principles of addition in the present device are
explained. (al) and (a2) in Fig.lO represent respectively
time-base wave form xls(t) and its frequency spectrum Xls(f);
(b1) and (b2) represent time-base wave form x2s(t) and its
frequency spectrum X2s(f); (c1) and (c2) represent time-base
wave form zs(t) and its frequency spectrum Zs(f); and (dl) and
(d2) represent time-base wave form w(t) and its frequency
spectrum W(f).
As apparent from the comparison of Fig.lO with Fig.9,
sampled signal xls ( t ) is equal to sampled signal x' is ( t ) of the
prior art. However, sampled signal x2s(t) is sampled time T
later than sampled signal x'2s(t). Generally, sampled signal
xs(t) sampled eT period later than time 2nT and its Fourier
transformed Xs(f) are expressed as Formula 10 below. From the
above fact it follows that the spectrum of (b2) Fig.lO can be
obtained.
Formula 10
xs(t) - ~ x(2nT)b(t-2nT-OT)
n~_m
Xs( f ) - ( 1/2T ) E X( f-nfs )e-jnn( oT/T )
23
~1~~s4s
As apparent from ( c2 ) in Fig.10, the frequency spectrum
of sampled signal zs(t) differs from sampled signal ys(t) of
the prior art only in higher harmonic component at odd numbers .
However, since the cutoff frequency of the lowpass filter is
fc-B, all higher harmonic components are removed, and the
spectrum of the signal finally obtained from the device is only
the baseband component (1/2T)(Xl(f)+X2(f)} shown in (d2) in
Fig.lO. As apparent from the comparison of (dl) and (d2) in
Fig.9 with those in Fig.lO, signal w(t) finally obtained from
the device is equal to signal v(t) obtained from the prior art
device.
The above description has made it clear that adder 29
used in the prior art can be replaced with a selector. Note
that a selector requires half or less as much gates as an
adder. This is clearly understood when a one-bit selector in
a circuit with gates as shown in Fig.ll is compared with a one-
bit adder in a circuit with gates as shown in Fig.l2. Of
course the number of gates in the present device decreases as
the number of bits output from the A/D converter increases.
Consequently, the signal adding device in the present
device requires less gates than the prior art, and it eases
realizing the device in IC.
The above description has made it clear that the
following two methods of adding signals xl(t) and x2(t) in
digital signal processing produce the same signal value:
sampling signals xl(t) and x2(t) alternately at every time
24
215466
period T, adding the sampled signals xls(t) and x2s(t) to a
signal, and lowpass-filtering the signal; or sampling signals
xl(t) and x2(t) simultaneously at every time period 2T, adding
the sampled signals x'ls(t) and x'2s(t) to a signal, and
lowpass-filtering the signal. As a result, adder 29 in the
prior-art device can be replaced with selector 11 in the
present device.
Although in the above embodiments the differential
detecting device of the present invention is explained in
detail, the applications of the invention are not limited to
the above embodiments. That is:
(1) in First and Second Embodiments, m, the number of samples
per symbol, is assumed to be 4, but it may take any even number
which is 2 or more. This is because the present device
regenerates a detection signal at every other sampling.
(2) First and second A/D converters in First and Second
Embodiments output eight-bit data and the other components
also handle eight-bit data. However, the number of bits is not
limited to eight. Generally, the number of bits is determined
by the tradeoff between the quantization accuracy required in
digital signal processing and the number of gates required in
the device realized in IC.
(3) Though two signals are input to the device in Third
Embodiment, three or more signals can be input to the device.
Unnecessary to say, if the input signals are sequentially
21546~~
sampled at intervals of time period T and the sampled signals
are input to lowpass filter with cutoff frequency (1/nT)-B, a
added signal of n input signals is obtained.
(4) In Third Embodiment, signals xl(t) and x2(t) are first
digitized and then input to selector 11. However, signals
xl(t) and x2(t) can be first input to the selectors as analog
signals and then digitized (the structure is shown in Fig.l3).
It enables the reduction in the number of necessary A/D
converters. Also, selector 33 for analog signals in Fig. l3
can be replaced with the MOS transistor as shown in Fig. l4.
26
