Note : Les descriptions sont présentées dans la langue officielle dans laquelle elles ont été soumises.
6753
.
~IELD o~ THE INVENTION
A~ Background o the Invention
This invention relates to ultrasonic systems particularly
suited for medical diagnostic techniques. As is known in the art,
ultrasonic systems may be generally described as comprising means
for generating a series of ultrasonic pulses into a patient's body,
means for detecting reflected pulses, means for deri~-ing and processing
information related to the return time and amp]itude of each reflection,
and means for displaying video images ii~ accordance with the processed
information. These systems are capable of displaying images of in-
ternal organs of a body which are generally similar in appearance to
images derived by x-ray techniques. Wi~h the increasing alarm con-
cerning the cumulative effects of exposure to x-rays, ultrasonic
techniques have acquired impor~ance as a safe alternative.
The acceptance and use of ultrasonic techniques will
largely depend upon the quality of image definition; that is to
sayJ the clarity and accuracy af the imaged information. Image
definition is dependent upon the manner by which the reflection
signal is processed prior to display. Accordins~ly, this invention
relates, more particularly to tht~ signal processing of the reflection
inforn~ation prior to its display.
B. Summary of the Prior Art
Many signal processing techniques are known in the art
and are selectively used in accordance with the particular body
organ under observation, the operating mode of the ultrasonic ;
system~ and the type of diagnosis being perform~d. For example,
the location of the edge of an organ, rather thr~n its structure,
may be of concern in the M~mode where the motion of a heart valve
is to be observed, or in the B-mode where the enlargement of an
organ, such as a kidney, is of concern. The B_mode signal-processing
technique used will necessarily differ, however, when the structural
detail of an orgaul is the subject of interestO Further, the techniqùe
- ' '. ~
.
~ 6753
will differ if the organ is the liver, where fine structure is to be
viewed, or a fetus where a low dynamic range is needed to eliminate
echos generated by the placenta. Additionally, there is a subjective
factor whereby different individuals prefer the results of different
process techniques.
SUMMARY OF THE INV3~r~
It is accordingly an object of the present invention to provide
in an ultrasonic system of the type including ultrasonic pulse gener-
ating means for applyi-ng a series of pulses to the surface of a body for
propagation therethrough, detecting means responsi~e to the emergance
of reflected pulses from the body for producing a respective incoming
signal indicative of a discontinuity in the propagation path, and video
di.splay means responsive to the incoming signals for producing a visual
representation of the media defining the propagation pa-th. The system
disclosed herein additionally comprises opera-tor-actuable means for
producing a control signal related -to a se:lected one of a plurality o:E
signal processing techniques which condition the incoming signal for
video displaying, memor~7 means for s-toring information related to the
signal processing techniques, memory access means responsive to the unigue
control signal for obtaining the stored info.rmation related to the selec-t-
ed technique, and means receiving the incoming signal and responsive -to
the access means in accordance with the accessed information for selec-
tively producing an appropriately processed video signal.
These and other features of the inven-tion will be readily
apparent from the detailed description set forth kelo~.7 in conjunction
with the following dra~7ings.
BRIEF DESCRIPTION OF I~E ~RA~NG
Figure 1 is a perspective view of a control console of the
presently descriked system which provides a plurality o:E operator-
selectable video processing techniques.
_~_
cg/ ~ ~
Figures 2A and 2B, together form a block diagram of the preferred
video processing system cons-tructed in accordance with the invention.
Figure 3 is a schematic diagram of a preferred configuration
for the analog-to-digital converter of Figure 2A.
Figure 4 is a schematic diagram of a preferred sample-and-hold
circuit arrangement for use with the converter of Figure 3
Figures 5A and 5B together form a schematic diagram of the
digital video processor of Figure 2B.
Figure 6 is a schematic diagram of the technique-selec-ting circuit
of Figure 2.
For the sake of clarity, corresponding components and signals
throughout the Figures have been identically referenced.
DESCRIPI'ION OF I~E PK~RRED EMBODIMENT
Figure 1 is a perspective view of a control console for use
in the ultrasonic system of the present invention. For the sake of
brevity, the functions of the console 10 which are not germane to
the presently described invention are not describ~d. Attention
should however, be directed to a two colu~l by four row matrix of
push-buttons 12 which provide operator-selectable means by which the
desired video pxocessing technique is chosen, The columns of buttons
are numerically and alphabetically lakelled 1-4 and A-D respectively,
and it is, of course, obvious that fe~er or more buttons may be
provided.
For the sake of discussion, it will be assumed that the matrix
provides a choice of the following video-processing techniques:
. ' . :
~, :
cg/ ~c~
,
6~5~ .
l. Analog process
2. Digital contour process
3. Analog bistable procees
4. Dlgital edge-enhancement process
Wherein:
A ~A provides grester dynamic rar,ge
~B provides small dynamic range
- ~C provides moderate edg~renhancement
~D provides greqter edge-enhancement
With respect to technique number 4, it is additionally
possible to have, for example, 4AD which provides increased dynamic
range with a large degree of edge enhancement. For each technique
selected, a unique control signal or combination of control signals,
is produced which, applied to a microprocessor, controls the manner
by which the information content of the incoming ultrasonic reflections
is processed.
Figure 2A and 2B, together, form a block diagram of a
video processing system in accordance with the i~vention. As will
be shown hereinbelow, the microprocessor of the presently disclosed
system is responsive to the con~rol signal proù~lced at the console
to access a menory associated with the microprocessor and send appropriate
lnstructions and information stored therein to the system hardware.
The video processing system is shown to comprise an analog-to-digital
converter 100 coupled to a pulse receiver 50 to receive an incoming
electrical signal 102 therefrom. The analog/digital converter lO0
is coupled at its output to a digi~al video processor 200 and to
an A-mode converter 300. Also coupled to the receiver 50 is a B/M .'
mode analog processor 400. The processors 200, 4gO and converter 300 ~-
are coupled to the input side of a process-selecting circuit 500
which places the appropriate processed video signal at the input of a
scan conversion memory for storage and display of the processed
information in accordance with any of a variety of methods known in
the art.
-. . .
~4-- .
~ .. . . . .
75~ .
The signal 102 is produeed by the reeeiver 50 in response to
ultrasonic reflections, e~erging fram a bcdy keing examined, a~
deteeted by a transducer 48. The incoming signal 102 defines a gener~
ally pulse shaped envelope 102a, the amplitude characteristics tYhich
are indicative of the acoustical impedance change at the reflection-gene-
rating diseontinuity in the path of the transmitted pulse.
The incoming signal 102 is first quantized by level and convertecl
to a digital form. The quantizing levels are determined by pre-program~ed
values which ean be changed as a funetion of the technique selected.
~s will be re clearly explained, th.e output signal from the digital/analog
converter 100 eomprises a plurality of lines, each having a binary value
indieative of whether the incoming signal 102 is higher or lower than
the value of that line, as determined by the pre-programmed value
assoeiated therewith.
~eferring to Figure 3 in conjunction tith ~igure 2A, it may
be appreeiated that the incoming signal 102 is differentially fed
by the reeeiver 50 to a differential-to-single-end converter 10~. The
eonverter output 107 passes through a buffer 106 to the inverting
input terminals oE a pl~rality of comparators illustratively shotyn as
108 a-e. The co~parators traek the level of the single ended eonverter
107 and determine when it is greater than a respective set point.
Applied to each of the non-inverting inputs of the cc~mparators 108
a-e is a respective voltac;e level 109 a-e whieh provides the eomparator
set point. The values of the plurality of applied voltage levels are
pre-programmed into memory at addresses associated with the seleeted
teehnique, ancl are part of a greater plurality whieh represent all tech-
niques available to the operator for seleetion.
5ince the output of eaeh eomparator 108 A, B, C, is either a "1"
or "0", deper.ding on wheth OE the ineominy signal is great OE than or less
than the respeetive setpoint, the output frcm the conv OE t OE 100 comprises
a plurality of binary numbers which, together, form a
-5-
- cg/ ~
7ei~3
binary word quantizing the instantaneous magnitude of signal
102. In the disclosed embodiment, the comparator outputs
assume a "L0" or"0" binary state when the respective set point
value is exceeded. In practice, twelve such comparators have
been found to provide optimum results.
Examining in detail the manner by which the set pDintS
voltage levels are applied to the comparators 108 a,b,c,
. reference should be made to Figure 4 which depicts, in schematic
i form, a preferred sample-and-hold circuit in a demultiplexed
style system wherein an amplifier 152 drives a plurality of
sample and hold devices illustratively shown as 154 a,b,c,d.
In practice, the number of sample and hold devices 154 corre-
spond to the number of comparators 108 (Fig.3). An analo~
sample voltage 158 is momentarily applied to an input ampli~ier
152 which is gated on via switch means 151 in response to gate
signals from a timin8 circuit 160. Gate signals from the
timin8 circuit also control the tlming of the opening and
closing of individual sample and hold switchs 160 a,b, 162 a,b,
and 164 a,b. The appropriate switches are opened and closed by
the demultiplexer 156, ~hich is responsive to an address placed
at its input.
In operation, the microprocessor accesses the appro-
priate set point values from memory, in accordance with the
selected video processing technique and momentarily places
corresponding analog votages on the "sample voltage" line 158
while addressing the appropriate sample and hold devices 154 a-d
through the demultiplexer 156. The input amplifier 152 is
gated "on" to update the addressed sample and hold circuit in
-6-
kg/~
753
.
accordance with input signal 158. After a period of time, the
timing circuit 160 shuts the amplifier 152 off, but leaves the
demultiplexer 156 on to minimize "glitches" generated by the
opening and closing of the sample and hold circuit. Further
details concerning the operation of this circuit may be found
in co-pending Canadian Application Serial No. 314,494 filed
October 27, 1978, entitled "Sample and Hold Circuit" and
assigned to the present assignee.
Returning to Figure 2A and 2B, the output signal 190
from the digital-to-analog converter 100 has been shown, above,
to be a multi-bit digital number representing the instantaneous
magnitude of the incoming signal 102. It may be appreciated
that the effect of the set point setting circuit 110 is to vary
the transfer function of the converter 100 and, therefore, the
dynamic range of the system in accordance with the prepro-
grammed values~ in memory, which are associated with each
signal-processing technique available for selection. The out-
put 190 is simultaneously applied to a digital video processor
200, and an A-mode converter 300. The A-mode converter is
preferably configured in the manner taught by the co-pending
Canadian Patent Application Serlal No. 315,210 filed October 31,
197~, entitled "Video A-Trace Display System". For the
purposes of this discussion, the A-mode converter 300 may be
viewed as a device which converts the unprocessed digital video
signal 190 into a signal which is compatible with the video
monitor and from which an A-trace may be accordingly displayed
J in response to the selection of the A-mode by the operator,
~ -7-
_1 `
Lg/~ .
~t9~S3
-
While an overview of the digital video processor 200
is more clearly appreciated with reference to Figure 2B,
a more detailed understanding may be had by reference to
Figures 5A and 5B. It is first desirable to detect the peak
signal value of each reflection. Naturally, the peak may occur
at any time during receipt of the envelope 102a so that the
sampling and holding of the incoming signal 102 at a particular
discrete time, only, would likely miss the peak value.
Basically, a plurality of latches 210, 212, 214 are therefor~
provided to produce an output signal which follows an increasing
incoming signal 190, but which only clocks down as the incoming
signal 190 decreases. The maximum value i5 thereby "frozen"
for acceptance by remaining circuitry, and, additionally, the
latches 210, 212, 214 substantially hold each pre-maxim peak
within the envelope until a larger peak is sampled. The latches
are then cleared before the next reflection.
As shown in Fig. 5A, the comparator signals 190 a,b,c,
from the converter 100 are first passed into respective latch
circuits 210, 212, 214, which ~s explained, latch the maximum
value attained by the signals 190 a,b,c, respectively, until
released. The latches are clocked by a clock generator 215
which is gated by ~eans 217 a.b. when the comparator having the
lowest set point is tripped; i.e. comparator 180c in the
illustrated embodiment. Each latch 210, 212, 214 therea~ter
samples the associated comparator signal 190 a-c at the rising
edge of each clock pulse and, because the reset terminal R is
coupled to the input terminal D, is reset when the associated
comparator is tripped by the passing of its respective set
A kg/-~
:
~L6~3
point by the incoming signal 102 (Figure 1). The reset latches
210, 212, 214 }emain in their reset state until the incoming
signal has decreased below the set point of the associated com-
parator. The now-activated latches are then clocked to repro-
duce on output lines 216 a-c the instantaneous signal level on
the lines 190 a-c. Thus, the latches 210, 212, 214 co-operate
to "free~e" the peak value of the incoming signal 102 (Figure 1)
until the next succeeding circuitry is ready to accept it.
The outputs 216 a-c from the latches 210, 212, 214,
are passed through one stage of delay 218 and applied in para-
llel to a second stage delay 220 emerging as a twice-delayed
signal 221 J and to a gate circuit 222. Also applied to the
gate circuit 222 are the comparator 108 a-c output signals 90
that the selector clrcuit 222 may choose the undelayed signals
190 a-c when a control signal 224 from the microprocessor indi-
cates that the contour processing has been selected; alter-
nately, the selector circuit passes the once de~layed signals
226 if the signal 224 indicates that the image is to be edge-
enhanced. In either case, the selected signals 228 are applied
to a digital-to-analog converter 230, which produces a video
signal 232. In both the contour and edge-enhancement modes,
the video signal 242 from the converter 240 represents the
twice-delayed signal 221. The two video signals 232, 242
are respectively applied as inputs to a technique-select
circuit 500, shown in Fig. 2B.
~8a-
kg/Jo
~ 67S~
Also applied to the circuit 500 are the output slgnals
from the A-trace converter 300 and the "B/M" Analog Processor" 400.
TurniDg to the process selector circuit 500, which applies appropriately
processed informatidn from the ultrasonic reflection to the scan
converte~ for storage and display, attention should be directed to
Figure 6. Generally, the various video signals 232, 242, 390, 490
(Figure 5B) are applied as input signals and, by means now described
selectively gated into a common output buss 590 in accorda~ce with
the operator-selected mode and technique.
Accordingly, the video signals 232, 242 from the digital
video processor 200 (Figure 5B) are applied to opposite inputs of a
differential amplifier 502a. The remaining signals 390, 490, are
applied eo respective inputs of respective differential amplifiers
502 b9c, the opposing inputs of the latter being coupled to common~
The amplifiers 502 a,b,c are selectively activated in
accordance with the selected technique by means of respective
sèlectively-energized s~urces 508 a-c of generally constant current
so that the appropriate video signal is placed on the outp~t buss 590.
To energi~e the proper amplifier, the system microprocessor addresses
a plurality of control Lines 504 a-c in accordance with information
accessed from memory in response to the selected technique and mode.
Assuming that the di~ital technique was selected, control line 504a
will go "LO", while the lines 504 b,c remain "HIGH". Transistor 506
is on and amplifier 507 is on, thereby activating differential amplifier
502a. The output signal 51n from the amplifier 5U2a is the difference
between video signals 232 alid 242. Since the signal 242 is the twice-
delayed video signal of selected amplitude, the signal 590 is accord- -
ingly the edge-enhanced signal.
,
While the foregoing description describes a preferred
embodiment of the inventlon, it should be understood that rnany variations
and modifications which are obvious to those skilled on the art are
,
_g _
. ~ . .
,
.
7~
included ~ithin its scope. The invention ls tberefore ~o be deflned
only by the cl~iMs appended hereto.
WE CLAIM:
--10--
- ' , ~
