Note : Les descriptions sont présentées dans la langue officielle dans laquelle elles ont été soumises.
i'~038'-~
BACKGROUND OF THE I NVEN'rI ON
1. Field of the Invention
This invention relates generally to trigger
generators, and in particular to a trigger generator for
use with radar equipment which senses and compensates for
inherent time delays through the radar equipment, and
provides a trigger pulse and variable delay pretrigger
pulse for ~iring the radar tran~mitter and driving
peripheral equipment.
2. Description ofthe Prior Art
In conventional radar equipment a periodically
recurring trigger pulse is applied to the radar modulator
causing the transmitter to fire a burst of radio
frequency energy through the radar antenna. The conventional
modulator may incorporate pulse forming network coupling
coils, and damping networks, all of which contribute to
an inherent time delay between triggering the modulator and
firing the OUtpllt RF burst. Adding to this time delay, the
transmitter, which may comprise a magnetron or other
transmitting tube, requires a finite time in which to draw
current after the normal voltage is applied to it. Such
inherent ~ime delays are not constant, but vary with
environmental conditions such as temperature and humidity
and operational condition.
In some conventional radar equipment, a pretrig-
ger is used to indicate that the radar transmitter is about
to fire. For instance, although not normally required in
commercial marine radars, a marine vessel traffic system
~VTS) may require a pretrigger to drive peripheral equipment.
A vessel traffic system might be constructed in which the
~0387~
1 transmitter and antenna are at a remote location with
respect to the master station. With such an arrangement
the radar trigger pulse might be generated at the remote
location with certain timing and operator control signals
being transmitted via a microwave or hard wire communication
link from the master station. A pretrigger pulse might
also be generated to enable or turn on peripheral equipment
in advance of the transmitter being fired. The peripheral
equipment might be located at the master station or at
some other remote location. Frequently, it is desirable
that the timing of this pretrigger should be adjustable
with respect to the firing of the radar transmitter. How-
ever, due to the inherent time delays through the radar
modulator and transmitter, it has not heretofore been
possible to accurately adjust the timing of the pretrigger
without a prior knowledge of the factors and character-
istics of the radar in its environment which contribute
to this time delay. It will be appreciated that these
conditions, such aS temperature and humidity, may differ
between the master station and the remote site.
The prior art technique for providing a pre-
trigger has been to place a monostable multivibrator between
the radar trigger generator and the radar modulator. A
monostable multivibrator receives the radar trigger pulse
and generates a delayed pulse using a resistor capacitor
(RC) network to achieve the desired time delay. The
radar trigger is then treated as a pretrigger and the
output of the monostable multivibrator is applied to the
radar transmitter as a trigger pulse. The time delay
between the pretrigger and trigge~r pulse~is adjustable by
--2--
1203~37'~
1 means o~ the RC time cons~ant. It will ~e seen that this
method does not account ~or the inherent time delay
through the radar modulator and transmitter. Thus the
pretrigger timing must be based upon an assumed nominal time
delay through the radar modulator and transmitter. Another
shortcoming of this techniqùe is that the timing period
of the monostable multivibrator changes as a function of
supply voltage, temperature, and component aging. Thus
often sophisticated power supply regulating techniques,
close thermal tolerances, and frequent routine maintenance
are required to assure system performance.
SUMMARY OF THE INVENTION
A first reference pulse derived from the output
of a trigger generator, such as a conventional radar trigger
generator, is used to trigger the object circuit, which may
be a radar modulator and transmitter, causing the circuit
to fire or produce its response after a time delay
inherent to the circuit. The invention finds particular
utility in the radar art; however, it will be recognized
that the invention may be used to trigger any of a number
of circuits which, when triggered, produce a response after
a time delay. The time delay is measured using a modulator
delay counter which is enabledupon triggering of the
transmitter or other object circuit to count in synchronism
with a system clock until being disabled upon firing. A
second reference pulse i~ generated during a second
operation cycle and a pretrigger pulse is generated after
a first period following the second re~erence pulse, the
first period corresponding to the measured time delay,
The transmitter or object circuit is again triggered, after
--3--
i~38'7~
a second period ~ollowing the second pulse, the second period
being selectable by the operator.
The invention provides a pretrigger pulse at a pre-
selected time before the firing of the radar transmitter, or
before the object circuit produces its response after being
triggered, the preselected time being independent of any inher-
ent circuit time delays through the radar modulator or object
circuit. The invention also permits the operator to manually
vary the time at which the radar transmitter or other object
circuit is triggered, and therefore permits the operator to
select the time interval between the pretrigger and the trigger~
In surnmary, according to a first broad aspect, there
is provided an apparatus for providing a trigger pulse to a
circuit and a pretrigger pulse with a preselected time delay
between the pretrigger pulse and the responsive signal output
from the~circuit comprising: means for providing reference
pulses, means coupled to trigger input means of said circuit and
responsive to said reference pulses for generating said trigger
pulses after a preselected time delay from said reference
pulses, means coupled to said trigger input means to receive
said trigger pulses and to output means of said circuit to
receive output signal therefrom for measuring time delays be
tween said trigger pulses and said output signals and for pro-
viding signal representative of said measured time delays, and
means coupled to receive said time delay representative signals
and said reference pulses for providing pretrigger pulses at a
time after receipt o~ said reference pulses that is equal to
said measured time delay.
According to a second broad aspect, there is provided
apparatus for triggering a moduIator of a RF transmitter to
emit transmitter trigger pulses and for providing pretrigger
--4--
lZ0~37~
pulses at preselected times therebefore comprising: means for
providing reference pulses, means coupled to trigger input means
of said modulator and responsive to said reference pulses for
providing trigger pulses to said modulator after a preselected
time delay from said reference pulses, means coupled to said
trigger input means to receive said trigger pulses and to out-
put means of said modulator to receive said transmitter trig-
ger pulses for measuring time delays between said trigger
pulses and said transmitter trigger pulses and for providing
signals representative thereof, and means responsive to said
time delay representative signals and said reference pulses
for generating pretrigger pulses at a time after receipt of
said reference pulses that is equal to said measured time
delay.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a block diagram illustrating the pri~-
ciples of the invention.
Figure 2 is a waveform timing diagram illustrating
the operation of the invention.
DESCRIPTION OF THE PREFERRED EMBODIMENT
Figure 1 illustrates the preferred embodiment of the
invention as it might be practiced in the radar art. A con-
ventional radar modulator and transmitter 10 is shown in block
diagram form in Figure 1 coupled through a pulse transformer
11 to a magnetron transmitting tube 13. The magnetron trans-
mitting tube feeds a radar antenna 15 in the usual fashion.
Figure 1 also shows a conventional trigger generator 12 and a
number of peripheral devices 14 of the type which require a
pretrigger, such as electronic counter measure ~ECM) devices,
or signal processing circuits, for exampIe. The trigger gener-
ator 12 is such as might be connected directly to the radar
modulator and
4a-
ii~O38'7;~
1 transmitter lO in conventional radar c:ircuits for providing
a trigger pulse to fire the radar. As is well known, radar
modulators conventionally have an inherent component delay
so that the burst of radio frequency energy delivered to
the antenna is not emitted until some finite time after the
trigger pulse is applied to the modulator. This time delay
is dependent upon a number of factors including temperature,
humidity, and component aging, as well as upon the modulator
and transmitter circuit design. Thus the time delay may
vary widely from environment to environment and ~rom radar
to radar. The conventional radar also includes trigger
pickoff circuitry 17 which is usually coupled to sense the
modulator signal applied to the magnetron transmitting tube.
The pickoff circuitry provides a signal substantially
coincident with the burst of RF energy radiated through the
antenna 15 and is therefore indicative that the radar
transmitter has fired.
The foregoing may be considered as representa-
tive of conventional radar systems, there being a number of
functionally equivalent system designs. While the present
invention finds immediate utility in the radar art, it will
be appreciated that the circuit of the invention is equally
useful for triggering device having an inherent time delay
and also for providing a pretrigger to that device or to
peripheral devices.
The present invention is inserted between the
trigger generator 12 and the radar modulator and transmitter
10, and is also connected to the peripheral aevices 14 as
shown in figure l. The invention comprises a system clock
16 for providing a succession of clock pulses which serve
--5--
12~38'7~
1 as a time base for se~uencing and counting operations. A
first counter, reerred to hereinafter as modulator delay
counter 18, is coupled to the system clock via lead 20
and is also coupled via lead 22 to the output of a first
flip flop, hereinafter referred to as modulator delay flip
flop 24. A second counter, hereinafter referred to as
pretrigger counter 26 receives the clock on lead 28 and
is also coupled to the output of a second flip flop,
designated as pretrigger flip flop 30 via lead 32. A
third counter, designa~ed as trigger counter 34 receives
the clock on lead 36 and is coupled to a third flip ~lop or
trigger flip flop 38 via lead 40.
Each of the three counters, namely the modulator
delay counter 18, the pretrigger counter 26, and the
trigger counter 34, are preferably binary counters which
count clock pulses when enabled by their respective flip
flops 24, 30 and 38. They may be configured to count in
straight binary, in binary coded decimal (BCD), or in some
other numbering system. The output of modulator delay
counter 18, which may consist of a plurality of digits
representing a time delay value, is carried via a parallel
data bus 42 to the input o pretrigger countèr 26. The
output of pretrigger counter 26, which may be a single
pretrigger pulse, for instance, is carried on lead 44
and coupled to the peripheral devices 14. The output of
pretrigger counter 26 is also coupled via lead 45 to the
reset or R terminal of the pretrigger flip flop 30. The
output of trigger counter 34, which may be a modulator
trigger pulse, for example, is carried via lead 46 to the
input of radar modulator and transmitter 10. The output
--6--
~L2~3~3'7~
1 oE trig~cr counter 34 is also coupled via lead 52 to the
set or S terminal of modulator delay 1ip flop 24, and
is also coupled via lead 54 to the reset or R terminal
of trigger flip flop 38.
The trigger counter 34 is also supplied with
a timing adjustment signal derived from a timing adjustment
control 48 which provides a plurality of digits represent-
ing a desired time delay which are carried via parallel
data bus 50 to the trigger counter 3~. The timing adjust-
ment control 48 may be, for example, a thumb wheel deviceadapted for rotary adjustment by the operator and providing
a digital output representative of the relative rotary
position o~ the thumb wheel. If manual adjustment o~ the
timing is not desired, the ixed digital number representing
a fixed time delay may be hard wired to the trigger counter
34. The output of trigger generator 12 is coupled via
lead 58 to the set or S terminal of the pretrigger flip
flop 30, and via lead 60 to the set or S terminal of
trigger flip flop 38. The output of trigger pic~off
circuitry 17 is coupled via lead 62 to the reset or R
te~minal of the modulator delay flip flop 24.
Referring to figure 2 with continued reference to
figure 1, Line A of figure 2 depicts the output trigger
generator 1~ which comprises a reference pulse 80 occurring
once during each cycle of circuit operation. Each cycle
of operation may be considered as beginning with a first
such reference pulse 80 and ending with the next succeeding
reference pulse. Line B of figure 2 depicts the output
of pretrigger counter 26 which comprises a pulse g2. Line
C of figure 2 depicts the output of trigger counter 34
--7--
3~'7~
1 which comprises a pulse 84 during each cycle of circuit
operation. Line D of figure 2 depicts the output signal
of trigger pickoff circuitry 17 which comprises an output
pulse ~6 indicative that the radar has fired. In prior
art radar systems, the output of trigger generator 12
would normally be applied to the radar modulator 10 which
would in turn trigger the radar to fire after a finite
time delay through the modulator circuitry. The present
invention utilizes the output of trigger generator as a
reference pulse and generates a pretrigger and trigger
pulse after preselected time delays.
It will initially be assumed that the modulator
delay counter 18, the pretrigger counter 26, and the
trigger counter 34 have been reset or initialized at some
value as will be discussed more fully below. It will
further be assumed that the logical state of the respective
enable leads 22, 32 and 40 are such that none of the
counters are initially enabled. Further it will be
assumed that the timing adjustment control 40 has been
preset by the operator and contains a plurality of digits
representative ~f a desired time delay between the genera-
tion of a pretrigger pulse andthefiring of the radar
transmitter~ These digits are coupled to the trigger
counter 34 through parallel data bus 50 and may be con-
sidered as an initial condition for the counting operation
of trigger counter 34. Finally it will be assumed that
the modulator delay counter 18 haslbeen reset to some
initial, preferably zero, value. As will be explained,
the pretrigger counter 2~ is initially set to a value
received on data bus 42 from the modulator delay counter
--8--
~Z~387~
1 18. ~his initial value is established during the immedi-
ate~y preceding operation cycle. Thus during the first cycle
of operation after system turn on the numerical value on
the data bus 42 may be treated as spurious and therefore
disregarded. This may be accomplished in practice by ln-
cluding inthe peripherai devices a logic circuit which
ignores the first pretrigger pulse on lead 44 after system
turn on. other techniques ~or ignoring the initial pre-
trigger pulse will be apparent to those skilled in the art.
With the onset of trigger pulse 80 from trigger
generator 12 the pretrigger flip flop 30 and the trigger
flip flop 38 are set and the logical states of their
respective enable leads 32 and 40 change. The pretrigger
counter 26 and the trigger counter 34 then begin counting
in synchronism with the system clock 16. Counting
proceeds from the initial condition to which the pretrigger
counter and trigger counter have been set via data bus
42 and data bus 50, respectively. When a preselected
terminal condition is reached, the counting stops, and a
pulse is emitted. For ~mple, the coun~ers might be
configured to count`backwar~s ~rom the initial condition
to zero, wherein zero would represent the~terminal count
value. Of course, the counting may be either forwards or
backwards and the terminal count may be any number such
that a time delay i5 generated between the occurrence
of reference pulse 80 and the pretrigger and trigger
pulses emitted from the respective counters when the
respective terminal counts are reached. Those skilled
in the art will recognize that if the pretrigger counter
_g_
--" lZllt38~Z
1 or trigger counter changes count with each clock pulse, the
time delay so generated may be computed according to the
following formula,~wherein td is the time delay, fc is the
frequency of the clock, and ni and nt represent the initial
and terminal numerical counts.
td ¦ i nt I
With reference to the left half of Eigure 2
which show~ the operation of the invention during a first
cycle of operation after system turn on, the trigger counter
34 counts in synchronism with the system clock 16 from the
initial condition set via timing adjustment control 48 to
the terminal count, preferably zero. When the terminal count
is reached the trigger counter emits a pulse 84. The trigger
counter pulse 84 is delayed a time tfd from the trigger
generator output pulse or reference pulse 80, as shown on
line C of figure 2. As discussed above, this time delay tfd
depends on the numerical spread between the initial and
final numerlcal counts and upon the clock frequency.
Similarly, the pretrigger counter 26 counts in
synchroism with the system clock 16. However, during the
first cycle of operation after system turn on the initial
condition on pretrigger counter 26 is considered spurious.
When the pretrigger counter reaches its terminal condition
a pretrigger pulse is emitted. Since this ~irst pretrigger
pulse was based on a spurious initial condition, it is to
be ignored ~y the peripheral equipment 14. This first
pretrigger pulse is shown on line s of ~igure 2 and gi~en
th~reference numeral 82', its position with respect
to the reference pulse 80 is strictly arbitrary and is
--10 -
Z1~387~
1 shown on line B Eor illustration purposes only~
The trigger counter pulse 84 is applied through
lead 54 to the reset terminal of trigger counter flip
flop 38, causing the flip flop state to change, thereby
disabling and resetting trigger counter 34. The trigger
counter pulse 84 is also applied through lead 46 to the
radar modulator 10. The pulse 84 triggers the radar modu-
lator 10 in the usual fashion causing the radar modular
to fire after some finite time delay. This firing event
is sensed by the trigger pickoff circuitry 17 which pro-
vides an output pulse ~6 which is depicted on line D in
figure 2. Pulse 86 will be seen to be delayed a time
tmd from the trigger counter pulse 84. This time dela~
tmd is the inherent time delay characteristic of the
particular radar modulator, which is known to vary from
transmitter to transmitter and with changes in temperature,
humidity, prime power fluctations, and the like. The
trigger counter pulse 84 is also applied through lead 52
to the set or S terminal of modulator delay flip 10p 24,
causing the logical state on the enable lead 22 to change,
thereb~ enabling the modulator delay counter 18. At this
time the modulator delay counter 18 begins to count in
synchronism with the system clock 16. When the radar
modulator 10 fires, the pulse 86, indicative of this
event, is coupled through lead 62 to the reset or R
terminal of the modulator flip flop delay 24. When the
reset terminal of flip flop 24 is activated, the modulator
delay counter is disabled, holding the count obtained just
prior to being disabled. This count is transferred on
parallel data bus 42 to the pretrigger counter 26. It will
~0387~
1 be seen that the count is a measure of the time delay
tmd generated by the radar modulators circuitry, and is
applied to the pretrigger counter 26 as an initial
condition for the succeeding cycle of operation.
The second cycle of operation is shown on the
rignt hand side of figure 2. During the second cycle the
output pulse or reference pulse 80 of trigger generator
12 is applied to the pretrigger flip flop 30 and to the
trigger flip flop 38, which enables the pretrigger counter
26 and trigger counter 34. Both counters 26 and 34 begin
counting in synchronism with the system clock as discussed
above.
When enabled, the pretrigger counter 26 begins
to count starting with the initial condition which was
set thereon via parallel data bus 42 during the first
cycle of operation. When the pretrigger counter 26 reaches
its terminal count it emits a pretrigger pulse 82 which is
carried on lead 44 to the peripheral devices 14 and also
carried on lead 45 to be reset for R terminal of flip flop
30. This resets the flip flop 30 which disables the pre-
trigger counter 26 rom further counting. As shown on line B
o igure 2, the pretrigger pulse 82 occurs a time tmd after
the reference pulse 80, this being identical to the radar
modulator delay time which was measured by the modulator
delay counter 18 during the previous cycle of operation.
Similarly, the trigger counter 34 begins to
count starting with the initial condition set thereon by the
timing adjustment control 48 via data bus 50. When the
terminal condition is reached the trigger counter emits a
pulse 84 which will be seen on line C of figure 2 to occur
-1-2-
31~7Z
1 ~ ~ me tfd after the reference pulse sa. It will ~e seen
the trigger pulse 84 occurs a time tfd ~ tmd after the
pretrigger pulse 82. As discussed above the trigger
pulse 84 simultaneously triggers the radar modulator 10,
enables the modulator delay counter 18, and resets the
trigger counter 34. The radar modulator agains fires as
illustrated by pulse 86 on line D oE figure 2, which will
be seen to be a time T after the re~erence pulse 80 which
initiated that cycle. With reference to line B and C of
figure 2, it will be seen that the trigger pulse 84 occurs
a time tfd ~ t d after the pretrigger pulse 82 and with
reference to line D of figure 2 it will be seen that radar
modulator fires, concurrent with pulse 86, a time tfCI
af~er the pretrigger pulse 82. Hence it will be seen that
the operator can effectively control the timing of the
pretrigger pulse 82 with respect to the firing of the
radar modulator by adjusting the time tfd selected by
the timing adjustment control 48.
Thus the circuit of the present invention pro-
vides a pretrigger pulse for use with peripheral equipment and
also provides a radar trigger pulse. The circuit makes a
dynamic measurement for each timing cycle of the inherent
radar time delay tmd which is used to insure against timing
errors in the pretrigger which can arise on account of
component aging or climate changes. The inherent radar time
delay is measured`and compensated for by the invention thus
eliminating the need to adjust the pretrigger circuitry to
each individual radar transmitter. The circuit also permits
the operator to vary or preselect the occurrence of the
pretrigger pulse in relation to the modulator being triggered.
This may be done from a remote location, ~or instance.
-1-3-
