Note : Les descriptions sont présentées dans la langue officielle dans laquelle elles ont été soumises.
~8~45~
D/A CONVERTER CAPABLE OF PRODUCING AN ANALOG SIGNAL
HAVING LEVELS OF A PRESELECTED NUMBER DIFFERENT FROM 2N
AND COMMUNICATION NETWORK COMPRISING THE D/A CONVERTER
Background of the Invention:
This invention relates to a digital-to analog
converter and to a digital communication network comprising
the digital-to-analog converter.
A digital-to-analog converter is indispensable
for a digital communication network. For example, the
digital-to-analog converter is used in quadrature amplitude
modulation to produce a quadrature amplitude modulated
signal in response to a first and a second digital input
signal each of which is represented by N bits, where
N is an integer equal to or greater than three. In
this event, the quadrature amplitude modulated signal
has signal points equal to M2 on a phase plane, where
M is equal to 2 .
A conventional digital-to-analog converter usually
converts the digital input signal of N bits into an
analog signal having 2N or M levels.
~,t
ir
-2- 4768-116
In Canadian Patent Application Serial No. 491,461,
filed September 24, 19~5 by Junichi Uchibori et al for assignment
to NEC Corporation, a device is disclosed which circularly arranges
the M signal points. Such a circular arrangement or distribution
of signal points serves to reduce an amplitude of the analog
signal, as mentioned in the above-mentioned Patent Application.
In the meanwhile, the circular distribution inevitably
gives rise to occurrence of extra or additional levels which
are different from the 2N levels.
It is to be noted that the Uchibori et al application
does not specifically teach a digital-to-analog converter which can
convert such additional levels into the analog signal. In addition,
an analog-to-digital (A/D) converter becomes necessary on
demodulation of the quadrature amplitude-modulated signal in the
digital comrnunication network to produce the digital signals
converted in the above-mentioned manner.
SUMMARY OF T~IE INVENTION
It is an object of this invention to provide a digital-
to-analog converter which is capable of producing an analog
signal of levels of a number which is not equal in number to 2N.
It is another object of this invention to provide a
modulator which can produce a quadrature amplitude-modulated
signal having a circular arrangement of signal points.
z~
3 ~768-116
It is still another object of this invention to provide
an analog-to-digital converter which is for use in combination
with the digital-to-analog converter mentioned above.
It is yet another object of this invention to provide a
demodulator which is communicable with a modulator of the type
described
A digital-to-analQg converter to which this invention is
applicable is for use in converting a digltal input signal of x
bits into an analog output signal, where x is an integer which is
not smaller than three. The x bits are Gon~ecutively placed at
first through x-th bit positions, respectively. The analog output
signal takes a plurality of levels. According to this invention,
the converter comprises processing means responsive to the digital
input signal for processing at least two of the x blt positions as
a common bit position to produce a processed x bit digital signal
including the bit derived from the common bit position and
converting means for converting the processed digital signal into
the analog output signal which takes the levels of a number which
is different from 2X.
Brief Description of the Drawinq~
Fig. 1 is a block diagram of a digital-to-analog
converter according to a first embodiment of this invention;
Fig. 2 is a block diagram of a digital-to-analog
converter according to a second embodiment of this invention;
,
Fig. 3 is a block diagram of a digital-to-analog
converter according to a third embodiment of this invention;
Fig. 4 is a block diagram of a modulator comprising
a digital-to-analog converter according to a fourth
embodiment of this invention;
Fig. 5 is a view for use in describing square
and circular arrangement of signal points on a phase
plane;
Fig. 6 is a view for use in describing operation
of a transmission loyic conversion unit illustrated
in Fig. 4; and
Fig. 7 is a block diagram of a demodulator for
use in combination with the modulator illustrated in
~ig. 4.
Description of the Preferred Embodiments:
Referring to Fig. 1, a digital-to-analog converter
according to a first embodiment of this invention is
for use in converting a digital input signal IN of four
bits into an analog output signal Pl having a plurality
of levels. The four bits of the digital input signal
IN are consecutively numbered from a first bit Dl to
a fourth bit D4 which are placed at first through fourth
bit positions, respectively. Therefore, the digital
input signal IN may be represented by:
Dl-23 + D2 2 + D3 2 + D4 20.
In other words, the digital input signal IN
of four bits can represent sixteen levels (= 24), as
is well known in the art.
In the illustrated converter, the second and
third bit positions for the second and third bits D2
and D3 are recognized as a common bit position while
the first and fourth bit positions for the first and
fourth bits Dl and D4 are recognized as most and least
significant bit positions, respectively. The third
bit D3 may be represented by D2' so as to clarify a
relationship between the second and third bits. This
means that the input digital signal IN of four bits
is internally processed as a three bit signal in the
digital-to-analog converter. In this connection, it
may be presumably considered that the digital input
signal IN is recognized as a recognized digital signal
which has four bits like the input digital signal IN
lS and which is given by:
(-1) 1 22 + ( 1) 2 21 + ( 1) 3.21 + ( 1) 4 2 (1)
It is understood that Formula (1) takes a maximum
value or level when the four bits (DlD2D3D~) o~ the
recognized digital signal are equal to (0000) while
Formula (1) takes a minimum value or level when the
four bits (DlD2D3D4) are equal to (1111). The maximum
and minimum values may be represented by 9k and -9k,
respectively, where k is representative of a constant.
In addition, it is also understood that Formula (1)
can represent ten levels between 9k and -9k, both inclu-
sive, with a level interval kept equal to 2k. In other
words, the recognized digital signal can represent a
:1~8~9L9~L
plurality of levels which are not equal in number to
23 or 24.
At any rate, connections for the four bits of
the digital input signal IN may be considered as a recogniz-
ing circuit for recognizing the second and third bitpositions as a common bit position.
The recognized digital signal may directly be
converted into an analog signal which can ta~e ten differ-
ent analog levels.
However, the illustrated converter processes
the recognized digital siganl into a processed signal
in consideration of application of the illus-trated convert-
er to a quadrature amplitude modulator which will be
described later in detail.
More specifically, the first, second, and third
bits Dl, D2, and D3 of the recognized digital signal
are sent as first through third bit signals of the
processed digital signal to a digital-to-analog conversion
circuit 11 as they are kept intact. In addition, the
third and fourth bits D3 an~ D4 of the recognized digital
signal are supplied to a logic circuit 15 which comprises
a NOT circuit, namely, inverter 16 and an Exclusive
OR circuit, namelyj adder (mod 2) 17. The inverter
16 inverts or negates the third bit D3 to supply the
Exclusive OR clrcuit 17 with an inverted bit which may
be represented by D3. The Exclusive OR circuit 17 performs
the Exclusive OR between the fourth bit D4 of the recog-
nized digital siganl and the inverted bit D3 to produce
~z~
a fourth bit signal of the processed digital signal.
The fourth bit signal of the processed digital signal
will be represented by D4'o
Under the circumstances, Formula (1) is rewritten
into:
(-1) 1-22 + (-1) 2-21 + (-1) 3.21 + ( 1) 4 2 (2)
where D4' is represented by D3 ~3 D4.
If the fourth bit Dg of the recognized digital
signal takes a logic "0" level, the processed digital
signal is representative of maximum and minimum ones
of levels given by 7k and -7k, respectively. The number
of the levels is equal to 23 (= 8). A level interval
between two adjacent ones of the levels can be represented
by 2k like in Formula (1).
lS On the other hand, if the fourth bit D4 takes
a logic "1" level, the processed digital signal can
represent maximum and minimum levels given by 9k and
-9k when the first through third bits Dl to D3 are equal
to ~ono~ and "111." In this case, the number of the
levels can be represented by (2 + 2). Each level is
arranged with the level interval kept equal to 2k.
At any rate, the illustrated converter can change
the number of levels in response to the fourth bit D4
of the recognized digital signal. The first through
fourth bit signals Dl, D2, D3, and D4' are supplied
to the digital-to-analog conversion circuit 11 as the
processed digital signal. Thus, the logic circuit lS
~ Z~
and connections for the digital-to-analog circuit 11
may be called a processing circuit for processing the
reco~nized digital signal into the processed digital
signal.
The digital-to-analog conversion circuit 11
converts the~processed digital signal into the analog
output signal Pl which has the levels corresponding
to the processed digital signal. The number of the
levels is controllable by the fourth bit D4 of the recog-
nized digital signal. For example, the analog output
signal Pl can take eight and ten levels when the logic
"0" and "1" levels are given as the fourth bit D4 of
the recognized digi-tal signal, respectively. In this
sense, the fourth bit D4 may be called a control bit
C0 placed at the least significant bit.
The digital-to-ana1o~ conversion circuit 11
comprises a level calculator 21 and an adder 22. Responsive
to the processed digital signal of four bits, the level
calculator 21 converts the level of the processed digital
signal into a leveladjusted digital signal in accordance
with Formula (2). The level calculator may be a resistor
circuit for calculating the number of the levels in
consideration of the common bit position in accordance
with Formula (2). The adder 22 adds the level-adjusted
digital signal to produce the analog output signal Pl.
The illustrated analog output signal takes eight or
ter. levels in response to the fourth bit D4 of the recog-
nized digital signal, as mentioned before. At any rate,
- . \
the illustrated converter produces the analog output
signal Pl of levels of a number which is between 23
and 2 and will be called a converter for three bits.
Referring to Fig. 2, a digital-to-analog converter
acco~ing to a second embodiment of this invention
comprises similar parts and signals designated by like
reference numerals and symbols. The second bit position
~or the second bit D2 is recognized as a most significant
bit position, namely, Dl' like the first bit position
for the first bit D1 and i5 therefore processed as a
particular bit position common to the first bit position.
From this fact, it is readily understood in Fig. 2 that
the input digital signal IN of four bits is recognized
as a recognized digital signal given by:
lS (-1) ~2 + (-1) .22 ~ (-l) 3,21 + (-1) 4 2. (3)
Like in Fig. 1, the logic circuit lS comprises
an inverter 16 and the Exclusive OR circuit 17 connected
to the inverter 16. The illustrated logic circuit 15
processes the second and third bits D2 and D3 of the
recognized digital signal in a manner similar to that
illustrated in Fig. 1.
As a result, the illustrated conversion circuit
11 is supplied through the processing circuit, such
as the logic circuit lS, with the processed digital
signal given by:
(-1) 2 + (-1) 2 + (-1) 2 + (-1) 2 , (4)
where D3' is given by:
D3' = D ~9 D
Accordingly, the conversion circuit 11 produces
an analog output signal P2 represented by Formula (4)
in a manner similar to that illustrated in Fig. 1.
In Fig. 2, the third bit D3 of the recognized
digital signal is used as a control signal Cl for the
least significant bit but one. If the third bit D3
takes the logic "0" level, the three remaining bits
(Dl, D2, D4) are subjected to digital-to-analog conversion.
In this event, the analog output signal P2 takes eight
different levels with the level interval kept at 2k.
From Formula (4), it is readily seen that the maximu~
and minimum levels of the analog output signal P2 are
equal to 7k and -7k, respectively, on condition that
the third ~it D3 takes the logic "0" level.
If the third bit D3 takes the logic "1" level,
the analog output signal P2 is represented by llk and
-llk when the first, second, and fourth bits Dl, D2,
and D4 are equal to tO00) and (111). Likewise, the
analog output signal P2 is given by 9k and -9k when
the first, second, and fourth bits Dl, D2, and D4 are
equal to (001) and (110). Thus, the analog output signal
P2 takes twelve different levels (= 23 + 4). In other
words, two levels are added to eight levels (= 23) on
each side of the eight levels.
The converter illustrated in Fig. 2 is operable
to produce the analog output signal P2 of levels of
............ -..... :~ ;,;.
.. ....... .
ll
a number which is between 23 and 2 like in Fig. 1 and
will also be called a converter for three bits.
Referring to Fig. 3, a digital-to-analog converter
according to a third embodiment of this invention is
similar to that illustrated in Fig. 2 except that the
digital input signal IN of five bits is supplled to
the converter illustrated in Fig. 3 and is processed
into a processed digital signal of five bits by the
use of first and second logic circuits depicted at lSa
and 15b, respectively. Each of the first and second
logic circuits 15a and l5b comprises an inverter 16
and an Exclusive OR circuit 17 like the logic circuit
15 illustrated in Figs. 1 and 2.
In Fig. 3, the second bit position for the second
bit D2 of the digital input signal IN is recognized
as the first bit position for the first bit Dl. Likewise,
the fourth bit position for the fourth bit D4 of the
diyital input signal IN is recognized as the third bit
position for the third bit D3. In this connection,
the second and fourth bits D2 and D4 may be represented
by Dl' and D3l, respectively. In additionr the ~irst
and second bit positions will be referred to as a first
common bit position while the third and fourth bit posi-
tions, a second common bit position.
Under the circumstances, the recognized digital
signal of five bits is represented by:
~X82~
12
+ t-l) 2-22 + ( 1) 3 21
+ (-1) 4.21 ~ (-1) 5 2 (5)
: The recognized digital signal is processed by
the processing circuit, such as the first and second
g logic circuits 15a and 15b, into a processed digital
signal of five bits including the first and second common
bit positions. More specifically, the first, second,
and fourth bits of the processed digital signal are
equal to the first, second, and fourth bits Dl, D2,
and D4 of the recognized digital signal, respectively.
Third and fifth bits D3" and D5' of the processed digital
sigllal are represented by:
3 2 ~ 3 } (6)
and 5 D4 ~ D5, respectivelY-
Thus, the processed digital signal is given
- by substituting Equations (6) into Formula (5) and results
n:
+ (-1) 2 22 + ( 1) 3 21
( l~D4 21 + (-1) 5 2. (7)
The illustrated converter produces the output
analog signal P3 given by Formula (7j.
In the example being illustrated, the third
and fifth bits D3 and D5 of the recognized digital signal
are used as a control signal having first and second
control bits Cl and CG.
~:824~L
13
Let the control signal (ClC0) be equal to (00).
In this event, the first, second, and fourth bits Dl,
: D2, and D4 of the recognized digital signal are converted
- by the digital-to-analog conversion circuit 11 in accord-
ance with Formula (7) into the analog output signal
P3. The analog output signal P3 takes eight different
levels with a level interval kept at 2k. The maximum
and minimum ones of the levels are represented by "7k"
and "~7k," respec~ively.
If the control signal (ClC0) is equal to "01,"
the analog output signal P3 takes a maximum level of
"9k" and a minimum level of "-9k" on condition that
the first, second, and fourth bits Dl, D2, and D4 are
equal to "000" and "lll," respectively. The analog
output signal P3 has ten different levels between the
maximum and minimum levels, both inclusive, with the
level interval kept at 2k.
Similarly, if the control signal (ClC0) is equal
to "10," the analog output signal P3 takes a maximum
level of "llk" and a minimum level of "-llk" on condition
that the first, second, and fourth bits Dl, D2, and
D4 are equal to "000" and "111," respectively. Accordingly,
the analog output signal P3 has twelve different levels
between the maximum and minimum levels, both inclusive.
The level interval is represented by 2k.
Let the control signal (ClC0) be equal to (11).
The analog output signal P3 takes a maximum level of
"13k" and a minimum level of "-13k" when the first,
,, ,
second, and fourth bits Dl, D2, and D4 are equal to
"000" and "111," respectively. From this fact, it is
readily understood that the analog output signal P3
has fourteen different levels between the maximum and
minimum levels, both inclusive.
Anyway, the illustrated converter produces the
output analog signal having a selected one of eight,
ten, twelve, and fourteen levels in response to the
control signal. The levels of the output analog signal
are smaller in number than 24. In this connection,
the converter illustrated in Fig. 3 will be called a
converter for three bits.
Consideration will be made as regards a digital-to-
an~log converter for n bits with reference to Figs.
lS 1 through 3. In this event, such a digital-to-analog
converter can produce an analog output signal of levels
of a maximum number which is equal to (2n+ - 2). Taking
the converter illustrated in Fig. 3 into consideration,
the digital-to-analog converter for n bits is supplied
with the digital input signal I~ of (2n - 1) bits.
The digital input signal is recognized as a recognized
digital signal which is divided into a data signal of
n bits and a control signal of (n - 1) bits. The data
signal of n bits has two upper significant bit positions
recognized as a common bit position and the remaining
bits recognized as common to the corresponding bits
of the control signal, respectively, li~e in Fig. 3.
The (n - 1) bits of the control signal may be represented
-:,
by tEn_2En~ E0)
In addition, the digital-to-analog converter
for n-bits comprises a plurality of logic circuits,
(n - 1) in number, each of which is similar to that
illustrated in Figs. l through 3. Therefore, each logic
circuit may comprise an inverter and an Exclusive OR
circuit.
With this structure, the data signal of n bits
is converted into the analog output signal of 2n levels
when the (n - l) bits of the control signal take "00..Ø"
On the other hand, the analog output signal takes the
maximum number of levels equal to (2n l _ 2) when the
(n - l) bits of the control signal take "ll...l."
Referring to Fig. 4, a modulator is for use
lS in 256-quadrature amplitude modulation ~QAM) in a digital
communication network and is supplied with a p-channel
digital signal and a q-channel digital signal to produce
a quadrature amplitude modulated signal QAM. The p-
and q-channel digital signals may be called first and
second digital input signals, respectively. The illust-
rated modulator comprises first and second digital-to-
analog converters 25p and 25q according to a fourth
embodiment of this invention. The p-channel digital
signal consists of first, second, third, and fourth
bit signals Spl~ Sp2~ Sp3, and Sp4. Likewise, the q-channel
digital signal consists of first through fourth bit
signals Sql to Sq4. T~e first bit signals Spl and Sql
of the p- and q-channel signals are assumed to be placed
~21~
at a most significant bit position while the fourth
bit signals Sp4 and Sq4 are assumed to be placed at
a least slgnificant bit position~ Accordingly, each
of the p- and q-channel digital signals specifies 24
(= 16) levels, as is readily understood. As a result,
a combination of the p- and q-channel digita] signals
can represent different values of 256 and produced as
the quadrature amplitude modulated signal QAM. Tr.e
respective values of 256 appear as corresponding signal
points on a phase plane of the quadrature amplitude
moduiated signal QAM. As is well known in the art,
the phase plane is divided into first, second, third,
and fourth quadrants to which sixty-four signal points
are equally assigned, respectively.
Referring to Fig. 5 together with Fig. 4, an
arrangement or distribution of the signal points will
be discussed hereinunder. By way of example, the illust-
rated signal points are placed in the first quadrant.
In Fig. 5, the abscissa and ordinate represent normalized
levels of the p- and q-channel signals which are depicted
at p/k and q/k, respectively, and which may be called
p-axis and q-axis, respectively. The p- and q-axes
are crossed at origin O.
For a better understanding of this invention,
let the signal points be distributed on the phase plane
in a usual or conventional manner. In this event, outer-
most ones of the signal points form a square in the
first quadrant, as shown by black circular spots and
~2l~
17
white circular spots a to f. As long as such a square
arrangement of the signal points is formed on the phase
plane, each signal point can be represented by the combina-
tion of the first through fourth bit signals, namely,
eight bit signals of the p~ and q-channel signals.
However, the square arrangement of the signal points
brings about an increase of a peak amplitude of a quadra-
ture amplitude modulated signal. The peak amplitude
is determined by a distance between the origin O and
the white circular spot a.
C ~ ~d,~ ~
In the above-referenced ~ited~ -t~t~e Patent
Application, a modulator is disclosed which produces
a quadrature amplitude modulated signal having a circular
arrangement of the signal points on the phase plane.
For this purpose, a plurality of signal points are moved
or dislocated -~hich are~adjacent to a corner of the
square. In Fig. 5, the white circular spots a to c
are shifted or dislocated towards the p-axis into dis-
located signal points a', b', and c', respectively,
while the remaining white circular spots d, e, and f
are shifted towards the q-axis into dislocated signal
points d', e', and f', respectively. The corresponding
signal points are also moved in the second, third, and
fourth quadrants. Consequently, the outermost ones
of the signal points are contoured nearly at a circle.
The black and white circular spots will be referred
to as normal and specific signal points, respectively.
In this connection, the circular arrangement is divisible
: :,
18
into a first part for the normal signal points and a
second part for the dislocated signal points.
With such a circular arrangement or distribution
of the signal points, it is possible to reduce a peak
amplitude of the quadrature amplitude modulated signal
in comparison with the square arrangement of signal
points.
For example, the peak amplitude of the s~uare
arrangement is assumed to be represented by 15 ~ On
the other hand, the peak amplitude of the circular arrange-
ment is given by a distance between the origin O and
the specific signal point d' and becomes equal to ~ .
Therefore, ~he peak amplitude of the circular arrangement
becomes about 0.84 time that of the square arrangement.
In Fig. 5, each of the p- and q-axes provides
a first llne for discriminating the first bit slgnal
(Spl or Sql) while each second line placed at elghth
levels (8) are for discriminating the second bit signal
(Sp2 or Sq2). Likewise, each third line which is placed
at fourth and twelfth levels (4 and 12) is for discriminat-
ing the third bit signal (Sp3 or Sq3) while each fourth
line which is placed at second, sixth, tenth, and four-
teenth levels is for discriminating the fourth bit signal
(Sp4 or Sq4).
In addition, a fifth line placed at a sixteenth
level is for discriminating shifted or dislocated signal
points a' to f'. At any rate, the first thrcugh fifth
lines correspond to threshold levels for discriminating
~Z8;~
19
the respective bit signals of each of the p- and q-channel
digital signals. It is to be noted that the dislocated
signal points a' to f' can not be represented by a combina-
tion of eight bits, although the normal signal points
can be represented by eight bits.
In Fig. 4, the quadrature amplitude modulated
signal Q~ has a circular arrangement of signal points,
as illustrated in Fig. 5. In order to provide such
a circular arrangement, code conversion is carried out
in the illustrated modulator. In addition, further
code conversion is carried out so as to produce rotation
symmetry codes in a manner to be described later and
will be referred to as rotation symmetry conversion.
The illustrated modulator comprises a transmission
differential encoder 31 successively supplied with the
first bit signals Spl and Sql of the p- and q-channel
digital signals as first bit sequences, respectively.
The transmission differential encoder 31 is operable
in a '~nown manner to produce a pair of encoded bit signals
each of which is representative of a difference between
two adjacent bits of each first bit sequence. The transmis-
sion differential encoder 31 serves to avoid any influence
resulting from uncertalnty of phases of a reference
carrier signal reproduced in a receiver.
The second through fourth bit signals Sp2 to
Sp4 and Sq2 to Sq~ are delivered to a transmission logic
conversion unit 32 and to a transmission selector 33
coupled to the transmission logic conversion unit 32.
Temporarily referring to Fig. 6, the transmission
logic conversion unit 32 detects whether or not the
~second through fourth bit signals Sp2 to Sp4 and Sq2
to Sq4 are representative of the spe~-ific signal points,
such as a to f. In other words, tne transmission logic
conversion circuit 32 determines whether both of the
second through fourth bit signals Sp2 to Sp4 and Sq2
to Sq4 are representative of either of the normal and
specific signal points. To this end, the transmission
logic conversion unit 32 comprises a first section 32a
for supplying the transmission selector 33 with a transmis-
sion control signal TCONT representative of either of
the normal and specific signal points. In the il~ustrated
transmission logic conversion unit 32, the transmission
control signal TCONT takes the logic "0" and "1" levels
when the second through fourth bit signals are repre-
sentative of the normal and specific signal points,
respect;vely. Such detection of the normal and specific
signal points is readily possible by monitoring a combina-
tion of the second through fourth bit signals Sp2 toSp4 and Sq2 to Sq4 in a usual manner. Therefore, the
first section 32a will not be described in detail.
In addition, the transmission logic conversion
unit 32 produces a pair of three modified bit signals
S 2' to S 4' and Sq2' to Sq4' for the p- and q-channel
digital signals in accordance with a truth table illust-
rated in Fig. 6 when the first through fourth bit signals
S 2 to S 4 and S 2 to Sq4 are representative of the
21
specific signal points a to f.
The dislocated signal points a' to f' can not
accurately be represented merely by the six modified
~ bit signals Sp2' to Sq4' because the dislocated signal
points a' to f' are located in the second part which
can not be represented by six bits. In order to specify
each dislocated signal point, first and second additional
bit signals Hp and H for the p- and q-channel digital
signals are produced by the transmission logic conversion
unit 32. Either one of the first and second additional
bit signals H and Hq takes the logic "1" level when
the modified bit signals S 2' to Sp~' indicate the second
part placed outside of the sixteenth level "16" (Fig.
5) as shown in Fig. 6.
Anyway, either one of the first and second addi-
tional bit signals Hp and Hq takes the logic "1" level
when the dislocated signal points a' to f' are specified
by the modified bit signals Sp2' to Sq4'. On the other
hand, both of the first and second additional bit signals
take the logic "0" level when the normal signal points
are specified by the second through fourth bit signals
Sp2 to Sq4. In order to produce the modified bit signals
and additional bit signals, the transmission logic conver-
sion unit 32 comprises a second section 32b. Such a
second section 32b can readily be implemented by a known
logic circuit with reference to Fig. 6.
In Fig. 4, the tr~ansmission selector 33 selects
the second through fourth bit siynals Sp2 to Sp4 and
22
Sq2 to Sq4 produced as a selectox output signal when
the transmission control signal TCONT takes the logic
"0" level and indicates the normal signal points. Other-
wise, the transmission selector 33 selects as the selector
output signal the modified bit signals Sp2' to Sp4'
and Sq2' to Sq4' together with the first and second
additional control signals Hp and Hq. Such a selector
can be implemented by a known circuit.
A code converting unit 36 is operable in response
to the encoded bit signals given from the transmission
differential encoder 31 and to the selector output signal
selected by the transmission selector 33. The illustrated
code converting unit 36 comprises thirteen Exclusive
OR gates and four A~D gates and is for use in carrying
out the rotation symmetry conversion of the encoded
bit signals and the selector output signal. The rotation
symmetry conversion is for producing a code converted
signal such that signal points of an optional quadrant
are given by corresponding codes, respectively, and
are also given by the same codes even when the signal
points are rotated by ~/2, ~, and 3~/2 around the origin.
Such rotation symmetry conversion itself is known in
the art and can be carried out by the use of the logic
circuit as illustrated in Fig. 4.
As a result of the rotation symmetry conversion,
the signal points of the code converted signal do not
undergo any adverse influence resulting from uncertainty
of four phases of the reference carrier signal.
,
.:
~x~
23
The code converted signal is divided into first
and second converted signal parts for the p- and q-channel
digital signals, respectively. The first converted
signal part is delivered through a first additional
code converter 37p to the first digital-to-analog converter
25p. Likewise, the second converted signal part is
delivered through a second additional code converter
37q to the second analog-to-digital converter 25q.
The encoded bit signals for the p- and q-channel signals
are sent to the first and second digital-to-analog conver-
ters 25p and 25q thxough the code converting unit 36
and the first and second additional code converters
37p and 37q as one bits of the first and second converted
signal parts. Each of the first and second additional
code converters 37p and 37q is for adjusting codes between
the code converted signal and fLrst and second analog
output signals AP and AQ of the first and second digital-to-
analog converters 25p and 25q. The first and second
converted signal parts are,Eurther subjected to code
conversion by the additional code converters 37p and
37q and sent as first and second digital signals to
the digi~al-to-analog converters 25p and 25q, xespectively.
Thus, a combination of the transmission selector
33, the code converting unit 3, and the first and second
additional code converters 37a and 37b serves to produce
the first and second digital signals in response to
both of the transmission control signal TCONT and the
second through fourth bit signals of the p- and q-channel
.,
2~
24
signals and may be collectively referred to as a code
converter circuit. The second section 32b of the unit
32 may be considered as a part of the code converter
circuit.
Each of the first and second digltal signals
is composed of five bits of which the most significant
bit is determined by each of the encoded bit signals
given from the transmission dlfferential encoder 31.
The most significant bit is indicated at Dl like in
Figs. 1 through 3. The fifth or least significant bits
of the first and second modified digital signal are
determined by the first and second additional bit signals
Hp and Hql as readily understood from Fig. 4, and are
given as the control bits C0 ~as mentioned in conjunction
lS with Figs. 1 through 3) to the first and second digital-to-
analog conve'rters 25p and 25q. A selected one of the
control signal bits C0 alone takes the logic "1" level
like the first and second additional bit signals Hp
and H and specifies the dislocated signal points.
The remaining bit signals of each digital signal are
determined by the first and second additional code conver-
ters 37p and 37q.
The first digital-to-analog converter 25p is
similar in structure and operation to the second digital-to-
analog converter 25q. Each of the first and second
digital-to-analog converters 25p and 25q comprises an
inverter 41, an Exclusive OR circuir 42, and a digital-to-
analog conversion unit 43, like in Figs. 1 through 3.
82~9~
The illustrated digital-to-analog converters 25p and
25q are supplied with the first and second digital signals.
Each of the flrst and second digital-to-analog converters
25p and 25q recognizes thlrd and fourth bit positions
for the third and fourth bit signals as a common bit
position. In this connection, the fourth bit signal
of each digital signal may be denoted by D3' and an
output signal of the Exclusive OR circuit 42 is indicated
at D4.
In a manner similar to that illustrated in Figs.
1 through 3, first and second analog output signals
AP and AQ are produced for the p- and q-channel signals
by the first and second analog-to-digital converters
25p and 25q, respectively. Each of the analog outpu~
signals AP and AQ takes sixteen different levels when
the control signal bit C0 takes the logic "0" level.
Other~Jise, each analog output signal takes eighteen
different levels.
In the example being illustrated, the first
bit signals of the p- and q-channel digital signals
are encoded by the differential encoder 31 and the rotation
symmetry conversion is carried out for the remaining
bit signals. Therefore, it is possible to avoid any
uncertainty of phases which rnay otherwise takes place
on reception of the quadrature amplitude modulated signal
QA~.
1he first and second analog output signals A~
and AQ are sent to a modulation circuit 45 to be produced
~Z8 26
as the quadrature amplitude modulated signal QAM in
the known manner.
Referring to Fig. 7, a demodulator is for use
in combination with the modulator illustrated with
reference to Fig. 4 and comprises a coherent detector
(not shown) responsive to the quadrature amplitude modu-
lated signal QAM. The coherent detector de-tects in
a known manner first and second reproduced analog signals
which correspond to the first and second analog output
signals AP and AQ for p~ and q-channels, respectively,
and which will simply be called first and second analog
signals AP and AQ, respectively. Such coherent detection
is carried out by the use of a reproduced carrier signal
accompanied by no uncertainty of phases, as is readily
understood from the above. Each analog signal AP and
AQ takes sixteen or eighteen different levels, as mentioned
in conjunction with the first and second digital-to-analog
converters 25p and 25q.
The first and second analog signals AP and AQ
are delivered to first and second analog-to-digital
converters 51p and 51q, respectively. Each analog-to-
dïgital converter 51p and 51q can be implemented by
seventeen comparators for comparing the analog signal
AP or AQ with threshold levels corresponding to the
levels, such as 2, 4, ... in Fig. 6, and will not be
described any longer. In any event, the first analog-to-
digital converter 51p produces a reproduction of the
first digital signal described in conjunction with Fig.
7. The five bits of the reproduction are therefore
denoted by Dl, D2, D3, D3', and C0. Likewise, the second
analog-to-digital converter 51q produces a reproduction
of the second digital signal of five bits denoted by
5 Dl, D2, D3, D3 , and C0-
The first digital signal is delivered to a codeconverter 52 through a first subsidiary code converter
53p composed of three Exclusive OR gates while the second
digital signal is delivered to the code converter 52
through a second subsidiary code converter 53q si~ilar
to the first subsidiary code converter 53p. A combination
of the code converter 52 and the subsidiary code converters
53p and 53q ser~es to carry out inverse converslon of
the rotation symmetry conversion mentioned in conjunction
with Fig. 4. The illustrated code converter 52 comprises
thirteen Exclusive OR gates and four AND gates connected
to the Exclusive OR gates in a manner illustrated in
Fig. 5. Such a code converter is often used to carry
out the inverse conversion and will not be described
in detail. The illustrated code converter 52 delivers
the first bits Dl of the first and second digital signals
to a differential decoder 54. The differential decoder
54 reproduces the first bit signals Spl and Sql for
the p- and q-channels in the known manner. The code
converter 52 produces reproduced signals which correspond
to the second through fourth bit signals of the p- and
q-channel signals (described in Fig. 4) and which may
be called second through fourth reproduced bit signals
..
" .
~8~9~
28
for p- and q-channels. In Fig. 7, the second -through
fourth reproduced bit signals for p-channel are denoted
~by Sp2", Sp3", and Sp4 ", respectively, while the second
through fourth reproduced bit signals for q-channel
are denoted by Sq2", Sq3", and Sq4", respectively.
:' In addition, the code converter 52 produces first and
second reproduced additlonal bit signals which correspond
to the first and second additional bit signals Hp and
Hq, respectively, and which are denoted by the same
reference symbols Hp and Hq, respectively.
The reproduced additional bit signals Hp and
Hq are, sent to a reception logic conversion unit 56
together with the second through fourth reproduced bit
signals Sp2" to Sq4". The second through fourth reproduced
bit signals Sp2" to Sq4" are also sent to a reception
. selector 58,. ..
When both of the first and second reproduced
additional bit signals Hp and Hq take the logic "0"
level, the second through fourth reproduced bit signals
Sp2" to Sp4 " and Sq2" to Sq4 " are representative of
the normal signal points (described with reference to
Fig. 6) and are coincident with the second through fourth
bit signals Sp2 to Sp4 and Sq2 to Sq4, respectively.
In this event, the reception logic conversion unit 52
delivèrs the logic "0" level as a reception control
signal RCONT to the reception selector 58. When the
reception con~rol signal RC~NT ta~es the logic "1" level,
the reception selector 58 produce the second through
Z~
29
fourth reproduced bit signals Sp2" to Sp4" and Sq2"
to Sq4" as reproductions of the first through fourth
bit signals Sp2 to Sp4 and Sq2 to Sq4, respectively.
On the other hand, when either one of the first
and second reproduced additional bit signals Hp and
Hq takes the logic "1" level, the reception logic conver-
sion unit 56 delivers the logic "1" level as the reception
con~rol signal RCONT to the reception selector 58.
In this event, the reproduced bit signals Sp2" to Sq4"
are coincident with the modified bit signals Sp2' to
S~4' illustrated in Fig. 4 and are representative of
the dislocated signal points a' to f' (Fig. 6). The
dislocated signal points a' to f' should be returned
back to the specific signal points a to f. For this
purpose, the reception logic conversion unit 56 converts
the reproduced bit signals Sp2" to Sq4" into the corres-
ponding bit signals which are sent to the reception
selector 58. The bit signals converted by the reception
logic conversion unit 56 are selected by the reception
selector 58 and produced as the reproductions of the
second through fourth bit signals Spl to Sq4.
While this invention has thus far been described
in conjunction with several embodiments thereof, it
will readily be possible for those skilled in the art
to put this invention into practice in various other
manners. For example, the number of the signal points
may be 22n, where n is an integer which is e~ual to
or greater than three, although description was restricted
. .
~2~
to the case where n is equal to four. Rotation sym~etry
conversion and inverse conversion thereof may not be
performed, if uncertainty of the four phases is removed
on demodulation in a manner such that a reference signal
is superposed on a carrier wave signal. In this event,
there is no need of the transmission differential encoder
31 and transmission code converting circuits, such as
36, 37p, and 37q together with the differential decoder
54 and reception code converting circuits, such as 52,
53p, and 53q. In Figs~ 1 through 3, three or more bits
of the digital input signal may be recognized as a single
common bit.
