Note : Les descriptions sont présentées dans la langue officielle dans laquelle elles ont été soumises.
;;3~
SINGLE STEP ST13PPI27G PSOq~OR CO~ilTROLLER
BACKGROUND O_ TEIE INVENTION
Thi~ invention relates generally to stepping
motor control sy~tem3 and in particular ~o a control
~y~tem for obtaining non-oscillatory single step
operation of a ~tepping motor.
Stepping motors are generally u~ed to move
some form of apparatus from one position to another
position with a high degree of accuracy. Stepping
motors are designed with a number of null positions,
e.g., 200 null po~itions for a ~ingle rotation of the
motor's rotor. In a preferred mode of operation, when
the rotor i8 to be advanced to the next null po~ition,
the advancement ~hould take place quickly and without
an undershoot and/or over~hoot so as to facilitate the
po itioning of the driven apparatu~ in the quickest
possible manner. Generally ~peaking, the rotor tend~
to over~hoot the null position and to then rever~e
direction back towards the desired null po3ition and
to continue this o~cillatory behavior for a period of
time, which in turn decrea~e~ the accuracy of the
positioning of the rotor to the null position while
increa~ing the ~ettling time of the rotor in it~ new
null po~ition.
The aforementioned problem ha~ been
recogni~ed and attacked by prior art controllers. A
repre~entation of the state of the prior art, directecl
towards a ~olution of the above problem, i9 ~et forth
in the teachings of the following li~ted patents:
- U.S. Patent No. 4,490,665 entitled, "Method For
Driving A Stepper Motor" by R. C. ~eyer;
- U.S. Patent No. 4,564,796 entitled~ "Driving
Circuit For A Stepping Motor" by T. Yoshimo et al.;
and
- U.S. Patent No. 3,573,592 entitled, "Single St~p
5tepping Motor Control" by G. J. Agin.
, .. , .. . . . . , .. ... , . .. .. . . . . . . . . .. .. ... . .. . ~ _ ~
i3~
-- 2 --
In U.S. Patent No. 4,490,665, the stepp~r
motor is accelerated quickly by applying a high level
drive voltage during the initial stepping phase of
motor operation and therafter reducing the high volt-
age to a normal standby or low voltage. In U.S.
Patent No. 4,564,796, a driving circuit drives the
stepping motor in a two-phase operation and switches
to a single-phase operation immediately before stop-
ping the motor, thereby achieving a degree of stabili-
ty in the stopped position. In U.S. Patent No.
3,573,592, the stepping mo~or i~ driven in the usual
manner with drive triggers to start the step operation
and upon nearing the null position gating circuitry is
used to obtain a one step-backward function for termi-
nating the single step operation.
SUMMARY OF TEIE INVENTION
Generally stated, it is an object of the
present invention to provide an improved ~ingle step
control system for a stepping motor.
It is another object of the present invention
to provide a controller which initiates rotor movement
to a null position u~ing a drive voltage and prior to
the rotor reaching the null position, automatically
applies a current source from a voltage substantially
greater than the driving volta~e to cau~e the rotor to
lock to the null position with minimum overshoot.
It iB an object of this invention to provide
a single ~tep controller for a stepping motor which
assures a high degree of accuracy in rotor positioning
at each step of the motor.
In the present invention, the control system
is comprised of a stepping motor having a first and a
second pair of windings and a means for selectively
applying a first voltage level to a selected winding
of the first and ~econd pair of windings to cause the
motor to step towards a null position. Additionally
~2~S3~
provided is a means for applying a current source fro~
a ~econd voltage of higher level than the first
voltage to the ~elected windings prior to the motor
reaching the null position.
The above and other objects of the pres~nt
invention will become more apparent when taken in
conjunction with the following description and draw-
ings wherein like characters indicate li}ce parts and
which drawing~ form a part of the present disclosure.
BRIEF DESCRIPTION OF THE DRAWING5
Fig. 1 is a simplified schematic diagram of
the preferred embodiment of the invention.
~ ig. 2 i~ a table, to be used in conjunction
with the description of the embodiment o~ Fig. 1, for
enabling an understanding of the operation of the
preferred embodiment.
Fig~. 3A~ 3B and 3C, a~sembled in accordance
with the map of Fig. 3, illustrate in block schematic
form a fir~t portion of the preferred embodiment of
the invention.
Fig. 4 illustrate~ in block schematic form
the second and remaining portion o~ the preferred
embodiment which includes the driver circuitry for the
stepping motor.
DESCRIPTION OF T~IE PREFER~ED EMBODIME~aT
Referring now to the simplified schematic
diagram of Fig. 1, the stepper motor used in the
preferred embodiment is comprised of two pairs of
motor winding~, Wl and W2, each having a center tap,
10 and 12, respectively, connected to windings Al, Bl
and A2, B2, respectively. The center tap 10 is con-
nected to a +5V source by means of a diode CR6. A
diode CR7 connects the center tap 12 to the +SV
source. A +12V source i~ connectable by MOS gate~ T2
and Tl, when enabled, and 6.2 ohm re~istors to the
~2~5i3~3L
-- 4
center taps 10 and 12, respectively. ~hen T2 i8 not
enabled, the +l~V source is isolated from the center
tap 10, and when Tl is not enabled the +12V source i~
isolated from the center tap 12. In the quiescent
state a pair of MOS gates, T3 and T4, when enabled,
connect the windings Al and Bl in circuit to ground ~o
a to cause current to flow from the fl2V source,
through the associated resistor and motor winding, to
ground. In a like manner, the second pair of motor
windings, A2 and ~2 are connected in circuit to ground
by means of MOS gates T5 and T6, respectively, when
they are enabled. Each of the MOS gates has an
enabling gate labeled G for receiving signals for
turning the respective MOS gate ON or OFF.
Referring now to the table of Fig. 2, in
conjunction with the simplified circuitry of Fig. 1,
with the mot~r'~ rotor at rest in the State 1
position, gates Tl, T2, T3 and T5 are ON (enabled) and
gates T4 and T6 are OFF. In order for the motor's
rotor to advance to State 2, in a clockwise direction,
it is necessary to cause gate T3 to go OFF and for
gate T4 to come ON. The gates ~5 and T6 remain in the
same state aR existed for State 1 without change~
Also gate Tl remains unchanged in its ON condition.
At the time of transition of gate T3 from the ON to
the OFF state and T4 from the OFF to the ON state,
gate T2 is turned OFF and remain~ OFF for a
predetermined interval of time, ~ t, which interval i5
sufficient to permit the rotor to approach the null
position corresponding to State 2.
As the current in Bl rises (in an
approximately linear manner) and the current in Al
falls, the effective magnetic null position of the
rotor slews ~moothly between the position
corresponding to State 1 and State 2. The rotor
attempting to follow the effective magnetic null
position, first lags the slewing null, for the first
~2~
-- 5 --
half of the interval then leads and decelerates to
approach the final null po~ition (State 2) just at the
end of the time interval ~ t. During thi~ interval
winding~ Al and Bl are supplied from the +5 source by
the diode CR6. Upon approaching the desired null
po~ition, gate T2 is turned ON to effectively apply
the current source from the ~12V through the winding
Bl serviced by gate T4 and the 6.2 ohm resistor. This
current feed, applied as the rotor moves towards the
null position, causes the rotor to strongly lock to
the null position without oscillatory overshooting.
In order to increment the stepper motor from State 2
to State 3 in a clockwi~e direction, from the table we
see that the gates ~3 and T4 remain in the ~tate
determined by State 2, gate T2 remains ON and gate T5
is to be turned OFF with gate T6 being turned ON.
Upon that occurrence, gate Tl is turned OFF for a
period, a~ previously deæcribed, of predetermined
length. If the motor' rotor is to be rotated in a
counterclockwise direction, the sequence of states
shown for the various gate is approached from the
initial (present) state, and the next state to be
achieved is the one above the initial state rather
than the one belcw.
The motor of the preferred embodiment is a
200 step motor of the type manufactured by Superior
Electric Co., Bristol, CN, having their part number
M061-FC02. I~ the table of Fig. 2, only the steps
corresponding to Steps 1-7 are shown for simplifi-
cation purposes, it being understood that the remain-
ing Steps 8-200 repeat in a like pattern.
Referring now to Fig~. 3A, 3B and 3C,
assembled in accordance with the map of Fig. 3, the
controller circuitry is provided with a riyht and a
left limit detecting apparatu~ so that the mechanism
in which the stepper motor functions is limited in its
movement between two acceptable ranges. Other types
-
of circuitry and/or mechanical limiting may be used as
desired, the main purpose of disclosing ~uch circuitry
in the present invention is to provide the environment
for which the present invention has particular appli~
cability. The left and the right limit circuitry are
identical in construction and are comprised of an LED
and a photosensitive transistor pair, generally indi-
cated as ltems ll and 13, coupled to inverters 14 and
16, respectively. The light beam from the LED causes
the phototransistor to conduct and to ef~ectively
ground the input to the re~pective inverter. When the
right or left limit is reached, the light beam from
the particular LED experiencing the limit is inter-
rupted by a physical masking, such as an arm project-
ing from a carriaye, thereby causing the respective
phototransistor to turn OFF, which in turn causes the
voltage on the input to the re~pective inverter to
ri~e from ground. The output of the inverter~ 14 and
16 are directed to other circuitry (not shown) and to
an input to AND gate~ 18 and 2~, respectively, for
indicating that one or the other of the limits has
been reached. In the preferred embodiment of the
invention, the left limit and right limit signals act
to cut-off the enablement of AND gates 18 and 20~
respectively. The AND gate 18 i5 adapted to also
receive stepping pulse~ from a computer (not shown)
via an inverter 15, when the stepping motor's rotor is
to be stepped in the left direction. In a like man-
ner, AND gate 20 receives step right pulses from a
computer, via an inverter 17, when the stepping mo-
tor's rotor i~ to be stepped in the right direction.
It is to be understood that clockwise and counter-
clockwise rotation of the motor's rotor is translated
into left and right movement of the apparatu~ driven
by the motor. Each pulse received, either on the step
left or the ~tep right input, corresponds to one step
of the stepping motor in the indicated direction. ~he
;3~
output signals from AND gates 18 and 20 are directed
as an input to a dual 2-to-4 line decoder, 26 and 28,
respectively, of the type manufactured by National
Semiconductor and bearing their part No. 74LS139. The
input signals from the ~ND gates 18 and 20 constitute
enabling signals and are received on the enabling
inputs labeled lGi. When an enabling ~ignal i~ pre-
~ent on the enabling input of either decoder 26 or
decoder 28, the ~tate of the signals received on the
respective input~, labeled A and B, will cause coded
output bits to appear on the output terminal~ labeled
Yo through Y3. In the absence of an enabling signal,
all of the outputs, Yo through Y3, will be at a high
logic level. The outputsf Yl and Y2, from the decod~
er 26 and 28 are cross-coupled to a pair of four
input AND gate~ 30 and 32, respectively. The remain-
ing two inputs to the AND gates 30 and 32 are received
from the as~ociated output terminal~ Yo and Y3 from
each of the decoders 26 and 28, respectively. The
output of AND gate 30 i5 designated a PU~SE 1 signal
with the output of AND gate 32 being designated a
PULSE 2 signal. A PULSE l ~ignal will be pre~ent on
the output of the AND g~te 3Q when all of the inputs,
labeled l through 5, are at the high logic level. In
a like manner, a PU~SE 2 signal will be pre~ent at the
output of the AND ga~e 32 if all of it~ inputs, la-
beled l through 5, are at a high logic level. The
output line from AND gate 30 i~ dixected to the clock-
ing input, CK, of a D-type flip-flop 22. The output
line from the AND gate 32 is directed to the clocking
input, CK, of a D-type flip-flop 24. A D-type flip-
flop places the data present on it~ D input to the
complementary output~ Q and Q/ during the positive-
going transition of the signal pre~ent on its CK
input. The S/ and C/ inputs corre~pond to set and
clear input~ of the flip-flops, which inputs are con-
nected to a high logic level by an inverter 39 which
~L2~5i3~
-- 8 --
has its input connected to ground. The Q/ output of
flip-flop 22 is denoted as Ql/ and is fed-back to the
D input of flip-flop 22 and to an output line labeled
Ql/. The Q output is denoted as Ql and i directed to
the inputs labeled B of the line decoders 26 and 2~
and to a like labeled output line. The output Q2, of
the D-type flip-flop 2A, is directed to the inputs
labeled A of the line decoders 26 and 28 and to a like
labeled output line. The Q2/ output oE the D-type
flip-flop 24 is connected to it~ D input and to an
output line labeled Q2/.
In operation, upon a receipt of a left and/or
a right negative pulse on the inputs of the inverters
15 and/or 16 respectively, the circuit thus far de-
scribed will generate the signals Ql, ~1/ and Q2, Q2/
in the order and logic state which will cause the OFF
and ON condi~ions of the gates T3, T4 and T5, T6 in
accordance with the table of FigO 2. The PU~SE 1
signal is generated each time the si~nals Ql and Ql/
toggle or change their complementary states. In a
like manner, the PULSE 2 signal is generated each time
the signals Q2 and Q2/ change state. The PULSE 1
signal is directed to a B labeled input of a timing
circuit 36, which in the preferred embodiment of the
invention is a one shot multivibrator of the type
manufactured by National Semiconductor under their
part No. 74LS123. Upon receipt of the PVLSE 1 signal
and the lapse of a predetermined timed in~erval, a
signal Rl appearin~ on the like labeled output line
connected to the Q labeled output of timer 36 will
change state. The time duration of the timer 36 is
selected by the size of a capacitor connected between
the terminals numbered 14 and 15 and the size of the
resistor connected to the +5V source~ In the pre-
ferred embodiment of the invention the capacitor was
sized at O.l microfarids and the resi tor was sized at
68K ohm, so as to provide a timing interval equal to
- 9 -
2.5 milliseconds. In a like manner; the timing cir-
cuit 38 receives the pulse signal PULSE 2 and provides
a change in state of the output signal, R2, 2.5 milli-
seconds after receipt of the PUL5E 2 signal.
Referring now to Fig. 4, a hex buffer 50
receives on its inputs the signals R2, Rl, Q2/, Q2~
Ql/ and Ql from the output lines appearing in Figs. 3B
and 3C. The outputs from each of the buffer a~plifi-
ers in the hex buffer are connected by 56K pull-up
resi~tors to a +12V source~ Each of the outputs i~
also directed to a gate input, labeled G, of a MOS
device (gate) T2, Tl, T4, T3~ T6, and T5~ respective-
ly. A stepper motor lOQ, having two pairs of center
tapped winding~, Wl and W2, is provided with a first
voltage level e~ual to ~5V through the diodes CR6 and
CR7 that are connected to the center taps 10 and 12,
re~pectively. The center taps lines are further
connected by means of 6.2 ohm, 25 watt resistors and
the transi~tor gates T2 and Tl ~when enabled) to a
+12V source. Each of the windings, at their outermost
end away from ~he center tap, is connected to ground
by means of their associated gate tran~istors T4, T3,
T6 and T5. Each of the transistor gates has a diode
CRl, CR2, CR4 and CR3, re~pectively and a Z7 ohm
resistor connecting their drain terminals to a +5V
source. This latter combination functions to elimi-
nate spiking voltages fro~ being applied to the drain
input3 of the ~espective gate transistors.
In operation, when gate transistor T4 is ON,
a current will flow through the stepping motor via the
diode CR6 through the coil winding Bl to ground. When
T4 is ON, T3 is OFF and in a like manner when T6 is 0~1
T5 is OFF and in the stepping operation of the motor,
these gate transi~tors toggle in pairs, in a comple-
mentary fashion, according to the state table of Fig.
2 to drive the stepping motor's rotor towards a null
po~ition. As previously indicated, a fixed time after
.... .. . ....... .. .... ...
3~L~
-- 10 --
the transition of the turn-on and turn-off of a gate
transistor pair, the gate transistor, either T2 or T1,
associated with that pair is turned OFF to remove the
~12V from the pair that has just switched and the ~12V
i~ not reapplied until the rotor position approaches
its designated null at which time the +12V is applied
to firmly drive the rotor to the null position. When
at rest~ the ~12V remains applied to center taps 10
and 12.
While there has been shown what has been
con~idered to be the preferred embodiment of the
invention, it will be manifest that many changes and
mod;fications may be made therein without departing
from the e~sential spirit and scope of the invention.
It is intended, there~ore, in the annexed claims, to
cover all such changes and modifications which may
fall within the true scope of the invention.
