Note : Les descriptions sont présentées dans la langue officielle dans laquelle elles ont été soumises.
sIpoLAR WITH EIGHT-ZEROS sussTITuTIoN AND
_
BIPOLAR WITH SIX-ZEROS SUBSTITUTION CODING CIRCUIT
sACKGROuND OF THE INVENTION
l. Field of the Invention
The present invention relates to a bipolar
with an eight-zeros substitution (Z8ZS) and a bipolar
with a six-zeros substitution (Z6ZS) coding circuit used
in a digital data communication system. More parti-
cularly, it relates to a Z8ZS-Z6ZS coding circuit used
in a digital data multiplexing system which provides a
Z8ZS coded signal or a Z6ZS coded signal at a same
timing, and can be formed by a simple circuit construc-
tion.
2. Description of the Related Art
In a digital communication system, for example,
in a telephone communication system, data transferred in
digital communication networks is multiplexed and
converted into bipolar signals having three states: a
positive logical "1", zero, and a negative logical "l".
At a reception side, the received data is converted into
unipolar signals having two states: a logical "l" and
zero, and demultiplexed. The received bipolar signal is
used for extracting a clock signal. Namely, the received
bipolar signal is sent to a tank circuit and the clock
signal is generated in response to a signal level change
of the received bipolar signal. If the bipolar signal
comprises consecutive zero data, the signal level is not
changed while the consecutive zero data continues and a
reasonable clock generation is not carried out, and
accordingly, a circuit in a transmission side com-
pulsorily generates a violation signal having a
predetermined level change if the consecutive zero data
is continued. ,In a first order group, using a 1.544 Mbps
data transmission speed, of the digital communication
network, the violation signal is generated when eight
A' ?
....
~3~S2~
consecutive zeros are continued. In a second order
group, using 6.312 Mbps of the digital communication
network, the violation signal is generated when six
consecutive zeros are continued. A B8ZS coding circuit
and a B6ZS coding circuit are used to obtain the above
violation signal generation. Frequently, a B8ZS-Z6ZS
coding circuit, which is incorporated with the B8ZS
coding circuit and the B6ZS coding circuit and is
commonly used for the B8ZS coding or the B6ZS coding, is
provided in repeater stations and/or terminal equipment
in the digital telephone communication system.
However, in a prior B8ZS-B6ZS coding circuit,
a time at which the generation of the violation signal
for the eight consecutive zeros detection is started
differs from that of the six zero detection. This time
difference is a cause of a cumbersome data processing at
the reception side. In addition, the prior B8ZS-B6ZS
coding circuit suffers from a complex circuit construc-
tion.
SUMMARY OF THE I~VE~TION
An object of the present invention is to provide a
B8ZS-B6ZS coding circuit generating a R8ZS coded signal
or a ~6ZS coded signal at a same starting time.
Another object of the present invention is to
provide a B8ZS-B6ZS coding circuit which is formed by a
simple circuit construction.
According to the present invention, there is
provided a circuit for generating a bipolar coded signal
corresponding to an input unipolar signal when the input
unipolar signal does not include more than eight consecu-
tive zeros data under a bipolar having an eight-zeros
substitution ~B8ZS) mode or more than six consecutive
zeros under a bipolar having a six-zeros substitution
(B6ZS) mode, and generating a B8ZS violation coded
signal when the input unipolar signal includes more than
eight consecutive zeros data under the B8ZS mode or a
B6ZS violation coded signal when the input unipolar
'
' ~ ' ' ,
13C~SZ~8
-- 3 --
signal includes more than six consecutive zeros data
under the B~ZS mode. The B8ZS-B6ZS coding circuit
includes a first shift register having eight series-
connected flip-flops, receiving the input unipolar
signal and shifting the same in response to a clock
signal, the last two flip-flops in the series being
reset under the B6ZS mode, a first gate receiving
outputs from all flip-flops in the first shift register
and outputting a first consecutive zero detection signal
when all flip-flops in the first shift register are
reset, a second shift register having seven series-
connected flip-flops, the last two flip-flops in the
series being reset under the B6ZS mode, a second gate
receiving outputs from all flip-flops in the second
shift register and outputting a second consecutive zero
detection signal when all flip-flops in the second shift
register are reset, a third gate receiving the first and
the second consecutive zero detection signals from the
first and the second gates and outputting a setting
signal to the second shift register when both the first
and second consecutive zero detection signals indicate
consecutive zeros, the second shift register shifting
the output from the third gate in response to the clock
signal, an inverter receiving the output from the third
gate and outputting an inverted signal, a fourth gate
receiving outputs from a sixth flip-flop in the first
shift register, first, second, fourth and fifth flip-
flops in the second shift register, and outputting a
first original coded signal, a fifth gate receiving
outputs from the sixth flip-flop in the first shift
register, the inverter, and the first, fourth and fifth
flip-flops in the second shift register, and outputting
` a second original coded signal, and an output circuit
~' receiving the first and second original coded signals
; 35 from the fourth and fifth gates, and outputting a
: positive pulse coded modulation signal and a negative
~ pulse coded modulation signal which are used as a
~1 ,'' .
!
l~SZ~
bipolar signal.
The first shift register may include eight series-
connected delay-type flip-flops. The first gate may
include a NAND gate receiving inverted outputs of the
delay-type flip-flops in the first shift register. The
second shift register may include six series-connected
delay-type flip-flops. The second gate may include a
NAND gate receiving inverted outputs of the delay-t~pe
flip-flops in the second shift register. The third gate
may include an NOR gate. The fourth gate may include an
NAND gate receiving inverted outputs of the corresponding
delay-type flip-flops in the first and second shift
registers. The fifth gate may include a NAND gate
receiving inverted outputs of the corresponding delay-
type flip-flops in the first and second shift registers
and the output of the inverter. The output circuit may
include a JK-type flip-flop receiving the output from
the fifth gate at J and K input terminals, a seventh
NAND gate receiving the output from the fourth gate and
a positive output from the JK-type flip-flop, and
outputting the positive pulse coded modulation signal,
and an eighth NAND gate receiving the output from the
fourth gate and an inverted output from the JK-type
flip-flop, and outputting the negative pulse coded
modulation signal.
The first gate may include an AND gate receiving
positive outputs of the delay-type flip-flops in the
first shift register. The second gate may include an
AND gate receiving positive inverted outputs of the
delay-type flip-flops in the second shift register. The
third gate may include an exclusive OR gate. The ourth
gate may include an AND gate receiving positive outputs
of the corresponding delay-type flip-flops in the first
and second shift registers. The fifth gate may include
;35 an AND gate receiving positive outputs of the corres-
- ~ pondi'ng delay-type flip-flops in the first and second
shift registers and the output of the inverter. The
~,...
,
:!
:
... .,,, . , , - - .
13C~SZS8
output circuit may include a JK-type flip-flop receiving
the output from the fifth gate at J and K input
terminals, a seventh AND gate receiving the output from
the fourth gate and a positive output from the JK-type
flip-flop, and outputting the positive pulse coded
modulation signal, and an eighth AND gate receiving the
output from the fourth gate and an inverted output from
the JK-type flip-flop, and outputting the negative pulse
coded modulation signal.
The B8ZS-B6ZS coding circuit may further include a
circuit receiving the positive and negative pulse coded
modulation signals from the output circuit and generating
a bipolar signal having a positive logical one level, a
zero level, and a negative one level.
BRIEF DESCRIPTION OF THE DRAWINGS
Other objects and features of the present invention
will be described with reference to the accompanying
drawings, in which
Fig. 1 is a circuit diagram of a prior art
B8ZS B6ZS coding circuit;
Fig. 2 is a timing chart illustrating a B8ZS
coding by the B8ZS-B6ZS coding circuit shown in Fig. l;
Fig. 3 is a timing chart illustrating a P6ZS
coding by the B8ZS-B6ZS coding circuit shown in Fig. l;
Fig. 4 is a circuit diagram of an embodiment
of a B8ZS-B6ZS coding circuit in accordance with the
present invention;
Fig. 5 i5 a timing chart representing a B8ZS
coding by the B8ZS-B6ZS coding circuit shown in
Fig. 4; and
Fig. 6 is a timing chart representing a B6ZS
coding by the B8ZS-B6ZS coding circuit shown in Fig. 4.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Before describing the preferred embodiment, the
: 35 principle of B8ZS B6ZS coding will be described in more
detail. In a B8ZS coding, a B8ZS violation code:
"000-+ 0+-", as shown as XPPCM and XNPCM in Fig. 2, is
.
,... . ....
13(~52~
-- 6 --
generated when eight consecutive zeros are input and a
polarity of the last coded data just before the input of
the eight consecutive zeros is negative, or when a
polarity of the last coded data just before the input of
the eight consecutive zeros is positive, another B8ZS
violation code: "000+- 0-+" is generated. In a B~ZS
coding, a B6ZS violation code: "0+- 0+1", as shown as
XPPCM and XNPCM in Fig. 3, is generated when six consecu-
tive zeros are input and a polarity of the last coded
data just before the input of the six consecutive zeros
is negative, or when a polarity of the last coded data
just before the input of the six consecutive zeros is
positive, another B6ZS violation code: "O~- o-+" is
provided.
In the above, a coded data "0" corresponds to an
input data of a logical "0" and is represented by the
XPPCM and XNPCM which are both high level. In a normal
coding, consecutive logical ones data is coded into data
alternating between a negative logical one and a positive
logical one. A high level Y.PPCM and a low level XNPCM
indicate a positive logical one, and a low level XPPCM
and a high level XNPCM indicate a negative logical one.
However, in a violation coding mode when the consecutive
zero data is input, the B8ZS violation code signal
"000-+ 0+-" as shown in Fig. 2, or the B6ZS violation
code signal "0+- 0+-" as shown in Fig. 3, is generated.
If normal two consecutive logical one data is input and
coded in the normal manner, a coded signal as shown by
dotted lines in Fig. 2 or Fig. 3 must be generated.
However, this coded data is represented by solid lines
which indicate illegal wave forms. Thus, the reception
side becomes aware of the violation code of the B8ZS or
B6ZS.
A prior art B8ZS-B6ZS coding circuit will be
; 35 described with reference to Figs. l to 3. In Fig. l,
the B8ZS B6ZS coding circuit includes a shift register 11
consisting of eight series-connected delay-type flip-
~.. . ...
13~S2~8
. , ~
flops DFFl to DFF8, and a NAND gate NANDl. These
circuits ll and NANDl function as a consecutive zeros
detection circuit l. The B8ZS B6ZS coding circuit also
includes a ~OR gate NORl, a shift register 21 consisting
of seven series-connected delay-type flip-flops DFF9 to
DFF15, a NAND gate NAND6, and an inverter INVl. These
circuits NORl, 21, NAND6, INVl function as an original
violation code generation circuit 2. The B8ZS-B6ZS
coding circuit includes a NAND gate NAND2 for generating
an original positive B8ZS coded signal, and a NAND gate
NAND3 for generating an original negative B8ZS coded
signal. The B8ZS B6ZS coding circuit includes a NAND
gate NAND4 for generating an original positive B6ZS
coded signal, and a NAND gate NAND5 for generating an
original negative B6ZS coded signal. The B8ZS B6ZS
coding circuit also includes a selection circuit 4'
consisting of NAND gates NAND7 to NAND12. ~hen a
selection signal SEL is high level, indicating a B8ZS
coding, the original positive and negative ~8ZS coded
signals are output from the NAND gates NANDll and
NAND12. When the selection signal SEL is low level,
indicating a B6ZS coding, the selection signal SEL is
inverted at an inverter INV2, and the original positive
and negative B6ZS coded signals are output from the NAND
gates NANDll and NAND12. When the selection signal SEL
is low level, the selection signal SEL is supplied to
inverted clear terminals CLR of the DFF7 and DFF8 in the
shift register 11 and the DFF14 and DFF15 in the shift
register 21, and these delay-type flip-flops DFF7, DFF8,
DFF14 and DFF15 are compulsorily reset and high level
signals output therefrom. The B8ZS-B6ZS coding circuit
includes an output circuit 3' consisting of a JK-type
flip-flop~ JKFF and NAND gates NAND13 and NAND14, and a
positive pulse coded modulation signal XPPCM and a
negative pulse coded modulation signal XNPCM are output
from the NAND13 and NAND14. These pulse coded modulation
siqnals XPPCM and XNPCM are used for generating a
~" ' .
~ ' ,
13~SZ~3
" ~
-- 8 --
bipolar signal at a bipolar generation circuit 8. The
NAND2 to NAND5 have six input terminals and the NAND6
has eight input terminals. Accordingly, a standard
voltage of +5 VDC is supplied to spare input terminals
of the NAND2 to NAND5 and the NAND6, respectively, to
ensure operational stability, but this supply of the
standard voltage of ~5 VDC is not essential to the
present invention.
The operation of the B8ZS coding will be described
by referring to Fig. 2.
The selection signal SEL having a high level "H" is
supplied, and when the data DATA is supplied to the
shift register ll at a time tl , the DATA is shifted
through the DFFl to DFF8 in response to the clock CLK
and the respective shifted data is output from positive
output terminals Q of the DFFl to DFF8 as shown in
Fig. 2. Conversely, inverted shifted data from negative
output terminals Q of the DFFl to DFF8 is supplied to
the NANDl. An output of the NANDl becomes low level
when all eight input signals are high level, i.e., when
eight consecutive zeros data is supplied to the shift
register ll. At an initial condition, outputs from the
NANDl and NAND6 are low level, and as a result, an
output of the NORl becomes high level. The high level
output is supplied to the DFF9. When the data "1" is
supplied at the time tl , the output of the NANDl
becomes high level, and the output of the NORl becomes
low level.
A single pulse is shifted in the shift register 21,
i.e., through the DFF9 to DFFl5, in response to the CLK.
When all inverted outputs Q of the DFF9 to DFFl5 become
high level, the output of the NAND6 becomes low. But,
the output of the NANDl remains at the high level.
At a time tg , the inputs to input terminals of the
,i; 35 NAND2 are as follows:
inverted output of the DFF8: low level
inverted output of the DFFl5: high level
, .
;'','~' ~ .~.
'~:
''', .
, . . .
. , . , ' ,
13(~S2~1~
g
inverted output of the DFFll: high level
inverted output of the DFF12: high level
inverted output of the DFF14: high level
standard voltage: always high level.
Accordingly, an output of the NAND2 is high level,
and this high level signal is output from the NANDl as
the positive B8ZS selection signal having a high level.
Similarly, the inputs to input terminals of the NAND3
are as follows:
inverted output of the DFF8: low level
inverted output of the DFF15: high level
inverted output of the DFF10: high level
inverted output of the DFFll: high level
inverted output of the DFF14: high level
standard voltage: always high level.
Accordingly, an output of the NAND3 is also high
level, and this high level signal is output from the
NAND12 as the negative B8ZS selection signal having a
high level. At this time, a positive output Q of the
JKFF is low level and an inverted output Q of the ~KFF
is high level, and accordingly, the positive pulse coded
modulation signal XPPCM having a high level and the
negative pulse coded modulation signal XNPCM having a
low level are output.
In Fig. 2, a combination of the high level positive
pulse coded modulation signal XPPCM and the low level
negative pulse coded modulation signal XNPCM indicates a
logical "1" having a positive polarity and is represented
by "+". A combination of the low level positive pulse
coded modulation signal XPPCM and the high level negative
coded pulse signal XNPCM indicates a logical "1" having
a negative polarity and is represented by "-". A
combination of the high level positive pulse coded
modulation signal XPPCM and the high level negative
pulse coded modulation signal XNPCM indicates a logical
"0" and is represented by "0".
At the next time tg , the JRFF is changed in
~ ,
.
~ 13~52~
- 10 -
response to a next CLK since J- and K-inputs are supplied
by the above high level signal from the NAND12. The
output of the NAND2 is still high level, and as a
result, the positive pulse coded modulation signal XPPCM
becomes low level and the negative pulse coded modulation
signal XNPCM becomes high level. This indicates a
logical "1" having the negative polarity.
At a further next time tg , the JKFF is further
changed in response to an application of a further next
CLK, since the output of the NAND12 is still high level,
and the output of the NAND2 is also still high level.
As a result, the positive pulse coded modulation signal
XPPCM becomes high level, and the negative pulse coded
modulation signal XNPCM becomes low level. This indi-
cates a logical "l" havinq the positive polarity.
The above continuous logical "l" having the positivepolarity, logical "l" havinq the negative polarity and
logical "l" having the positive polarity correspond to
the first three logical ones input data DATA, and the
B8ZS-B6ZS codinq circuit, in the B8ZS coding mode,
outputs correspondinq positive and neqative pulse coded
modulation signals XPPCM and XNPCM after an eight clock
delay.
When eight consecutive zeros data DATA is applied
to the shift register ll during times tll and tl8 , the
NANDl outputs a low level signal to the NORl, and since
the output of the NAND6 is low level, the output of the
NORl becomes high level. The high level output of the
NORl is applied to the DFF9 in the shift register 21 to
set the DFF9 at a next clock CLK, and the output of the
NAND6 aqain becomes hiqh level. Accordinqly, a single
- pulse is supplied to the shift register 21 from the NORl
and shifted in the shift reqister 21. Durinq times tl8
and t25 , the B8ZS-B6ZS codinq circuit outputs the
B8ZS violation code signal: "000-+ 0+-" shown in
Fig. 2, but the true violation code signal is "0-+ 0+-".
The first two zeros of the B8ZS violation code signal
l ~?
13~S2S8
correspond to the first two zeros of the eight consecu-
tive zeros of the DATA.
The operation of the B6ZS coding will now be
described with reference to Fig. 3.
The selection signal SEL having a low level "L" is
supplied, and the DFF7 and DFF8 in the shift register ll -
and the DFFl4 and DFF15 in the shift register 21 are
compulsorily reset and output high level signals from
the inverted output terminals Q thereof, and the ~AND9
and NANDlO in the selection circuit 4' are selected.
Thus, the outputs of the ~AND4 and NAND5 are the object
of interest when discussing the B6ZS coding.
In Fig. 3, the data trains DATA are same as those
in Fig. 2, and the basic operation is the same as that
of Fig. 2. However, since the DFF7 and DFF8, and the
DFF4 and DFFl5 are compulsorily reset, a first B6BZ
coded signal consisting of the positive pulse coded
modulation signal XPPCM having a high level and the
negative pulse coded signal XNPCM having a low level,
corresponding to a first logical "l" of the data trains
DATA, is output at a time t8.
The consecutive zero data DATA is started from a
time tll , and at a time tl6 , a first B6ZS violation
signal having a zero level corresponding to a first zero
data of the consecutive zero data is output. At a next
clock time, a second B6ZS violation data consisting of
the positive pulse coded modulation signal XPPCM having
a low level and the negative pulse coded modulation
signal XNPCM having a high level, thus indicating a
logical "l" having a negative polarity, is output.
Subsequently, a logical "l" having a positive polarity,
a zero level, a logical "1" having a positive polarity
and a logical "1" having a negative polarity, which form
the B6ZS violation code together with the above first
; 35 violation code of zero and a second logical "1" having
the negative polarity, are generated.
Compared with the first B8ZS violation code signal
13~S2~8
, ~ .
- 12 -
generation time t18 and the first B6ZS violation code
signal gen~ration time t16 , the first B6ZS violation
code signal generation time tl6 is two clocks prior to
the first B8BZ violation code signal generation time.
This time lag cause a cumbersome data processing at the
reception side.
In addition, the B8ZS-B6ZS coding circuit shown in
Fig. l is relatively complex. As many B8ZS-B6ZS coding
circuits, for example, approximately 280 B8ZS-B6ZS
coding circuits for ten basic cells each cell including
28 B8ZS-B6ZS coding circuits when using a first and
third order group multiplexing (13 MUX) system, are
used, a compact B8ZS-B6ZS coding circuit is required.
Now, an embodiment of a B8ZS B6ZS coding circuit in
accordance with the present invention will be described
with reference to Figs. 4 to 6.
In Fig. 4, the B8ZS-B6ZS coding circuit includes
the consecutive zeros data detection circuit l having
the shift register ll consisting of eight series-
connected delay-type ~lip-flops DFFl to DFF8, and the
NAND gate NANDl. The B8ZS-B6ZS coding circuit also
; includes the original violation code generation circuit 2
having the shift register 21 consisting of seven series-
;- connected delay-type flip-flops DFF9 to DFF15, the
inverter INVl, the NOR gate NORl, and the NAND gate
NAND6. The consecutive zeros data detection circuit l
and the original violation code generation circuit 2,
per se, are the same as those shown in Fig. l.
As shown in Fig. 4, a selection and output circuit 3
is provided which includes NAND gates NAND15 and NAND16.
The se}ection and output circuit 3 also includes the
JK-type flip-flops JKFF and the NAND gates NAND13 and
NAND14. The latter corresponds to the output circuit 3'
shown in Fig. 1.
; 35 In Fig. 4, the bipolar signal generation circuit 8
shown in Fig. 1 is concretely shown. The bipolar signal
generation circuit 8 includes transistors TRl and TR2
, ,;,
;., :.
,. ;
. .
~, .
.
~; :
13~SZ~8
- 13 -
and a transformer TRS, and a commonly connected point of
the emitters of the transistors TRl and TR2 is grounded.
A center portion of a primary coil of the transformer TRS
is supplied with a predetermined DC voltage V, and a
bipolar signal BIPOLAR shown in Figs. 5 and 6 is output
between output terminals of a secondary coil of the
transformer TRS. The operation of the bipolar signal
generation circuit 8 will be described later.
Table l shows the inputs of the NANDl5 and NANDl6
shown in Fig. 4.
Table l
NANDl5 NANDl6
-
o o
DFF9 o o
DFFl0 o
DFF12 o o
DFFl3 o o
INVl - o
.
In the Table l, DFF6 to DFF13 and INVl represent
the inverted outputs of the DFF6 to DFFl3 and the
inverted output of the inverter INV1.
Table 2 shows the inputs of the NAND2 to NAND5
shown in Fig. l.
~1
: .
-" 13~SZ~i;8
- 14 -
Table 2
NAND2 NAND3 NAND4 NAND5
DFF 6 -- - O
DFF 8 0 0 - --
DFF9 - - o o
DFFlO - o o
DFFll o o
DPFl2 o - o o
DFFli - - o o
DFFl4 o o
DFFlS o o
~: INVl - - - o
~'''';
,, 20 Compared with Tables l and 2, the inputs of the
, NA~D15 correspond to the inputs of the NAND4, and the
inputs of the NANDl5 correspond to the inputs of the
NAND5,
~ In Fig. 1, the connection among the inverted
- 25 outputs from the shift register 21, the inverted output
of the INVl, and the NAND4 and NAND5 is sufficient to
generate the normal B8ZS code and/or B6ZS code signal,
and the B6ZS violation code. As described above with
reference to Figs. 2 and 3, the essential portion of the
B8ZS violation code and the B6ZS violation code consists
of "0-+ 0+-" when the last coded logical "l" just before
.~the "0" of the first violation code is a logical "l"
having the negative polarity. When the last code
~:~ logical "l" just before the "0" of the first violation
code is a logi,cal "l" having the positive polarity, the
'~ essential portion of the B8ZS violation code and the
, . .
~, ,
~ J,
,,~,,~ ~ ,
:,~
,
, . . .
~3~S2~8
- 15 -
B6ZS violation code consists of "0+- 0-+".
As discussed above, the B8ZS B6ZS coding circuit
shown in Fig. 4 is constructed to generate the normal
B8ZS code signal and B6ZS code signal, and, the B6ZS
violation code signal as well as the B8ZS violation code
in the B6ZS violation code generation manner. As a
result, a start time tl6 of the B8ZS violation code
signal shown in Fig. 5 is the same as a start time tl6
of the B6ZS violation code signal shown in Fig. 6.
~owever, since the DFF7, the DFF8, the DFF14, and the
DFF15 operate in a normal manner when the selection
signal SEL is high level, indicating the B8ZS coding, a
total violation code of the B8ZS, per se, is maintained
as shown in Fig. 5.
In addition, the NAND2 and the NAND3 are omitted,
and thus the NAND7 to the NAND12 are also Gmitted.
The operation of the JKFF, the NAND13, and the
NAND14 shown in Fig. 4 is the same as that of those
shown in Fig. 1.
The operation shown in Fig. 5 is similar to that
shown in Fig. 2, except for the above differences.
Figure 5 is the same as Fig. 3, because the B6ZS coding
is the same in both of the B8ZS-B6ZS coding circuits
shown in Figs. 1 and 4.
The operation of the bipolar signal generation
circuit 8 will be described.
When both of the positive and negative pulse coded
modulation signals XPPCM and XNPCM are zero level, both
of the transistors TRl and TR2 are turned OFF, and the
output of the secondary coil of the transformer TRS is
zero level. When the positive pulse coded modulation
signal XPPCM is high level and the negative pulse coded
modulation signal XNPCM is low level, the transistor TRl
is turned ON and the transistor TR2 is turned OFF. A
: 35 current flows through an upper side coil of the primary
coil, the transistor TRl, and the ground, and as a
result, a positive polarity signal is induced in the
.
13~5;~
,
- 16 -
secondary coil of the transformer TRS. On the other
hand, when the positive pulse coded modulation signal
XPPCM is low level and the negative pulse coded modula-
tion signal XNPCM is high level, a negative polarity
signal is induced. The bipolar signal BIPOLAR is shown
in Figs. 5 and 6.
The bipolar signal ~IPOLAR is transferred in the
digital communication network.
Another embodiment of a B8ZS-B6ZS coding circuit
will be described. The NANDl, the NANDl5, the NAND16
and the NAND6 shown in Fig. 4, can be replaced by AND
gates, and an OR gate can be used instead of the NORl.
The NANDl3 and the NANDl4 can be also replaced by AND
gates. In this case, the inputs of the AND gates
corresponding to the NANDl, the NAND15, the NANDl6 and
the NAND6 are the outputs of the positive output
terminals of the shift registers ll and 21.
The DFFl to the DFF8 in the shift register ll can
be replaced by other flip-flops. Also, the DFF9 to the
DFF15 can be replaced by other flip-flops.
Many widely different embodiments of the present
invention may be constructed without departing from the
spirit and scope of the present invention. It should be
understood that the present invention is not restricted
to the specific embodiments described above, except as
defined in the appended claims.
!_
